< prev index next >

hotspot/src/cpu/ppc/vm/assembler_ppc.cpp

Print this page
rev 6900 : 8048169: Change 8037816 breaks HS build on PPC64 and CPP-Interpreter platforms
Summary: Fix the matching of format string parameter types to the actual argument types for the PPC64 and CPP-Interpreter files in the same way as 8037816 already did it for all the other files
Reviewed-by: stefank, coleenp, dholmes
   1 /*
   2  * Copyright (c) 1997, 2013, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright 2012, 2014 SAP AG. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.


 676   fmul_( F23, F24, F25);
 677   fmuls( F26, F27, F28);
 678   fmuls_(F29, F30, F31);
 679   fdiv(  F0,  F1,  F2);
 680   fdiv_( F3,  F4,  F5);
 681   fdivs( F6,  F7,  F8);
 682   fdivs_(F9,  F10, F11);
 683 
 684   // PPC 1, section 4.6.6 Floating-Point Rounding and Conversion
 685   // Instructions
 686   frsp(  F12, F13);
 687   fctid( F14, F15);
 688   fctidz(F16, F17);
 689   fctiw( F18, F19);
 690   fctiwz(F20, F21);
 691   fcfid( F22, F23);
 692 
 693   // PPC 1, section 4.6.7 Floating-Point Compare Instructions
 694   fcmpu( CCR7, F24, F25);
 695 
 696   tty->print_cr("\ntest_asm disassembly (0x%lx 0x%lx):", code()->insts_begin(), code()->insts_end());
 697   code()->decode();
 698 }
 699 
 700 #endif // !PRODUCT
   1 /*
   2  * Copyright (c) 1997, 2014, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright 2012, 2014 SAP AG. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.


 676   fmul_( F23, F24, F25);
 677   fmuls( F26, F27, F28);
 678   fmuls_(F29, F30, F31);
 679   fdiv(  F0,  F1,  F2);
 680   fdiv_( F3,  F4,  F5);
 681   fdivs( F6,  F7,  F8);
 682   fdivs_(F9,  F10, F11);
 683 
 684   // PPC 1, section 4.6.6 Floating-Point Rounding and Conversion
 685   // Instructions
 686   frsp(  F12, F13);
 687   fctid( F14, F15);
 688   fctidz(F16, F17);
 689   fctiw( F18, F19);
 690   fctiwz(F20, F21);
 691   fcfid( F22, F23);
 692 
 693   // PPC 1, section 4.6.7 Floating-Point Compare Instructions
 694   fcmpu( CCR7, F24, F25);
 695 
 696   tty->print_cr("\ntest_asm disassembly (0x%lx 0x%lx):", p2i(code()->insts_begin()), p2i(code()->insts_end()));
 697   code()->decode();
 698 }
 699 
 700 #endif // !PRODUCT
< prev index next >