hotspot/src/os_cpu/solaris_x86/vm/solaris_x86_32.ad

Print this page
rev 611 : Merge
   1 //
   2 // Copyright 1999-2006 Sun Microsystems, Inc.  All Rights Reserved.
   3 // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4 //
   5 // This code is free software; you can redistribute it and/or modify it
   6 // under the terms of the GNU General Public License version 2 only, as
   7 // published by the Free Software Foundation.
   8 //
   9 // This code is distributed in the hope that it will be useful, but WITHOUT
  10 // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11 // FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12 // version 2 for more details (a copy is included in the LICENSE file that
  13 // accompanied this code).
  14 //
  15 // You should have received a copy of the GNU General Public License version
  16 // 2 along with this work; if not, write to the Free Software Foundation,
  17 // Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18 //
  19 // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
  20 // CA 95054 USA or visit www.sun.com if you need additional information or
  21 // have any questions.
  22 //  


  45 // opcode keyword to specify, in order, their primary, secondary, and
  46 // tertiary opcode.  Only the opcode sections which a particular instruction
  47 // needs for encoding need to be specified.
  48 encode %{
  49   // Build emit functions for each basic byte or larger field in the intel
  50   // encoding scheme (opcode, rm, sib, immediate), and call them from C++
  51   // code in the enc_class source block.  Emit functions will live in the
  52   // main source block for now.  In future, we can generalize this by
  53   // adding a syntax that specifies the sizes of fields in an order,
  54   // so that the adlc can build the emit functions automagically
  55 
  56   enc_class solaris_tlsencode (eRegP dst) %{
  57     Register dstReg = as_Register($dst$$reg);
  58     MacroAssembler* masm = new MacroAssembler(&cbuf);    
  59     masm->get_thread(dstReg);
  60   %}
  61 
  62   enc_class solaris_breakpoint  %{
  63     MacroAssembler* masm = new MacroAssembler(&cbuf);    
  64     // Really need to fix this
  65     masm->pushl(rax);
  66     masm->pushl(rcx);
  67     masm->pushl(rdx);
  68     masm->call(RuntimeAddress(CAST_FROM_FN_PTR(address, os::breakpoint)));
  69     masm->popl(rdx);
  70     masm->popl(rcx);
  71     masm->popl(rax);
  72   %}
  73 
  74   enc_class call_epilog %{
  75     if( VerifyStackAtCalls ) { 
  76       // Check that stack depth is unchanged: find majik cookie on stack
  77       int framesize = ra_->reg2offset_unchecked(OptoReg::add(ra_->_matcher._old_SP,-3*VMRegImpl::slots_per_word));
  78       if(framesize >= 128) {
  79         emit_opcode(cbuf, 0x81); // cmp [esp+0],0xbadb1ood
  80         emit_d8(cbuf,0xBC);
  81         emit_d8(cbuf,0x24);
  82         emit_d32(cbuf,framesize); // Find majik cookie from ESP
  83         emit_d32(cbuf, 0xbadb100d);
  84       }
  85       else {
  86         emit_opcode(cbuf, 0x81); // cmp [esp+0],0xbadb1ood
  87         emit_d8(cbuf,0x7C);
  88         emit_d8(cbuf,0x24);
  89         emit_d8(cbuf,framesize); // Find majik cookie from ESP
  90         emit_d32(cbuf, 0xbadb100d);
  91       }


  93       // QQQ TODO
  94       const int jump_around = 11; // size of call to breakpoint (and register preserve), 1 for CC
  95       emit_opcode(cbuf,0x74);
  96       emit_d8(cbuf, jump_around);
  97       // QQQ temporary
  98       emit_break(cbuf);
  99       // Die if stack mismatch
 100       // emit_opcode(cbuf,0xCC);
 101     }
 102   %}
 103 
 104 %}
 105 
 106 // INSTRUCTIONS -- Platform dependent
 107 
 108 //----------OS and Locking Instructions----------------------------------------
 109 
 110 // This name is KNOWN by the ADLC and cannot be changed.
 111 // The ADLC forces a 'TypeRawPtr::BOTTOM' output type
 112 // for this guy.
 113 instruct tlsLoadP(eAXRegP dst, eFlagsReg cr) %{
 114   match(Set dst (ThreadLocal));
 115   effect(DEF dst, KILL cr);
 116 
 117   format %{ "MOV    EAX, Thread::current()" %}
 118   ins_encode( solaris_tlsencode(dst) );
 119   ins_pipe( ialu_reg_fat );
 120 %}
 121 
 122 instruct TLS(eAXRegP dst) %{
 123   match(Set dst (ThreadLocal));
 124 
 125   expand %{
 126     tlsLoadP(dst);
 127   %}
 128 %}
 129 
 130 // Die now
 131 instruct ShouldNotReachHere( )
 132 %{
 133   match(Halt);
 134 
 135   // Use the following format syntax
 136   format %{ "INT3   ; ShouldNotReachHere" %}
 137   // QQQ TODO for now call breakpoint
 138   // opcode(0xCC);
 139   // ins_encode(Opc);
 140   ins_encode(solaris_breakpoint);
 141   ins_pipe( pipe_slow );
 142 %}


   1 //
   2 // Copyright 1999-2008 Sun Microsystems, Inc.  All Rights Reserved.
   3 // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4 //
   5 // This code is free software; you can redistribute it and/or modify it
   6 // under the terms of the GNU General Public License version 2 only, as
   7 // published by the Free Software Foundation.
   8 //
   9 // This code is distributed in the hope that it will be useful, but WITHOUT
  10 // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11 // FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12 // version 2 for more details (a copy is included in the LICENSE file that
  13 // accompanied this code).
  14 //
  15 // You should have received a copy of the GNU General Public License version
  16 // 2 along with this work; if not, write to the Free Software Foundation,
  17 // Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18 //
  19 // Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
  20 // CA 95054 USA or visit www.sun.com if you need additional information or
  21 // have any questions.
  22 //


  45 // opcode keyword to specify, in order, their primary, secondary, and
  46 // tertiary opcode.  Only the opcode sections which a particular instruction
  47 // needs for encoding need to be specified.
  48 encode %{
  49   // Build emit functions for each basic byte or larger field in the intel
  50   // encoding scheme (opcode, rm, sib, immediate), and call them from C++
  51   // code in the enc_class source block.  Emit functions will live in the
  52   // main source block for now.  In future, we can generalize this by
  53   // adding a syntax that specifies the sizes of fields in an order,
  54   // so that the adlc can build the emit functions automagically
  55 
  56   enc_class solaris_tlsencode (eRegP dst) %{
  57     Register dstReg = as_Register($dst$$reg);
  58     MacroAssembler* masm = new MacroAssembler(&cbuf);
  59     masm->get_thread(dstReg);
  60   %}
  61 
  62   enc_class solaris_breakpoint  %{
  63     MacroAssembler* masm = new MacroAssembler(&cbuf);
  64     // Really need to fix this
  65     masm->push(rax);
  66     masm->push(rcx);
  67     masm->push(rdx);
  68     masm->call(RuntimeAddress(CAST_FROM_FN_PTR(address, os::breakpoint)));
  69     masm->pop(rdx);
  70     masm->pop(rcx);
  71     masm->pop(rax);
  72   %}
  73 
  74   enc_class call_epilog %{
  75     if( VerifyStackAtCalls ) {
  76       // Check that stack depth is unchanged: find majik cookie on stack
  77       int framesize = ra_->reg2offset_unchecked(OptoReg::add(ra_->_matcher._old_SP,-3*VMRegImpl::slots_per_word));
  78       if(framesize >= 128) {
  79         emit_opcode(cbuf, 0x81); // cmp [esp+0],0xbadb1ood
  80         emit_d8(cbuf,0xBC);
  81         emit_d8(cbuf,0x24);
  82         emit_d32(cbuf,framesize); // Find majik cookie from ESP
  83         emit_d32(cbuf, 0xbadb100d);
  84       }
  85       else {
  86         emit_opcode(cbuf, 0x81); // cmp [esp+0],0xbadb1ood
  87         emit_d8(cbuf,0x7C);
  88         emit_d8(cbuf,0x24);
  89         emit_d8(cbuf,framesize); // Find majik cookie from ESP
  90         emit_d32(cbuf, 0xbadb100d);
  91       }


  93       // QQQ TODO
  94       const int jump_around = 11; // size of call to breakpoint (and register preserve), 1 for CC
  95       emit_opcode(cbuf,0x74);
  96       emit_d8(cbuf, jump_around);
  97       // QQQ temporary
  98       emit_break(cbuf);
  99       // Die if stack mismatch
 100       // emit_opcode(cbuf,0xCC);
 101     }
 102   %}
 103 
 104 %}
 105 
 106 // INSTRUCTIONS -- Platform dependent
 107 
 108 //----------OS and Locking Instructions----------------------------------------
 109 
 110 // This name is KNOWN by the ADLC and cannot be changed.
 111 // The ADLC forces a 'TypeRawPtr::BOTTOM' output type
 112 // for this guy.
 113 instruct tlsLoadP(eRegP dst, eFlagsReg cr) %{
 114   match(Set dst (ThreadLocal));
 115   effect(DEF dst, KILL cr);
 116 
 117   format %{ "MOV    $dst, Thread::current()" %}
 118   ins_encode( solaris_tlsencode(dst) );
 119   ins_pipe( ialu_reg_fat );
 120 %}
 121 
 122 instruct TLS(eRegP dst) %{
 123   match(Set dst (ThreadLocal));
 124 
 125   expand %{
 126     tlsLoadP(dst);
 127   %}
 128 %}
 129 
 130 // Die now
 131 instruct ShouldNotReachHere( )
 132 %{
 133   match(Halt);
 134 
 135   // Use the following format syntax
 136   format %{ "INT3   ; ShouldNotReachHere" %}
 137   // QQQ TODO for now call breakpoint
 138   // opcode(0xCC);
 139   // ins_encode(Opc);
 140   ins_encode(solaris_breakpoint);
 141   ins_pipe( pipe_slow );
 142 %}