< prev index next >

src/cpu/aarch32/vm/icBuffer_aarch32.cpp

Print this page
rev 8069 : 8164652: aarch32: C1 port


  18  * 2 along with this work; if not, write to the Free Software Foundation,
  19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  20  *
  21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  22  * or visit www.oracle.com if you need additional information or have any
  23  * questions.
  24  *
  25  */
  26 
  27 #include "precompiled.hpp"
  28 #include "asm/macroAssembler.hpp"
  29 #include "asm/macroAssembler.inline.hpp"
  30 #include "code/icBuffer.hpp"
  31 #include "gc_interface/collectedHeap.inline.hpp"
  32 #include "interpreter/bytecodes.hpp"
  33 #include "memory/resourceArea.hpp"
  34 #include "nativeInst_aarch32.hpp"
  35 #include "oops/oop.inline.hpp"
  36 
  37 int InlineCacheBuffer::ic_stub_code_size() {
  38   return 5 * NativeInstruction::arm_insn_sz;
  39 }
  40 
  41 #define __ masm->
  42 
  43 void InlineCacheBuffer::assemble_ic_buffer_code(address code_begin, void* cached_value, address entry_point) {
  44   ResourceMark rm;
  45   CodeBuffer      code(code_begin, ic_stub_code_size());
  46   MacroAssembler* masm            = new MacroAssembler(&code);
  47   // note: even though the code contains an embedded value, we do not need reloc info
  48   // because
  49   // (1) the value is old (i.e., doesn't matter for scavenges)
  50   // (2) these ICStubs are removed *before* a GC happens, so the roots disappear
  51   // assert(cached_value == NULL || cached_oop->is_perm(), "must be perm oop");
  52 
  53   address start = __ pc();
  54   Label l;
  55   __ ldr(rscratch2, l);
  56   __ far_jump(ExternalAddress(entry_point));
  57   __ align(wordSize);
  58   __ bind(l);


  18  * 2 along with this work; if not, write to the Free Software Foundation,
  19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  20  *
  21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  22  * or visit www.oracle.com if you need additional information or have any
  23  * questions.
  24  *
  25  */
  26 
  27 #include "precompiled.hpp"
  28 #include "asm/macroAssembler.hpp"
  29 #include "asm/macroAssembler.inline.hpp"
  30 #include "code/icBuffer.hpp"
  31 #include "gc_interface/collectedHeap.inline.hpp"
  32 #include "interpreter/bytecodes.hpp"
  33 #include "memory/resourceArea.hpp"
  34 #include "nativeInst_aarch32.hpp"
  35 #include "oops/oop.inline.hpp"
  36 
  37 int InlineCacheBuffer::ic_stub_code_size() {
  38   return (MacroAssembler::far_branches() ? 5 : 3) * NativeInstruction::arm_insn_sz;
  39 }
  40 
  41 #define __ masm->
  42 
  43 void InlineCacheBuffer::assemble_ic_buffer_code(address code_begin, void* cached_value, address entry_point) {
  44   ResourceMark rm;
  45   CodeBuffer      code(code_begin, ic_stub_code_size());
  46   MacroAssembler* masm            = new MacroAssembler(&code);
  47   // note: even though the code contains an embedded value, we do not need reloc info
  48   // because
  49   // (1) the value is old (i.e., doesn't matter for scavenges)
  50   // (2) these ICStubs are removed *before* a GC happens, so the roots disappear
  51   // assert(cached_value == NULL || cached_oop->is_perm(), "must be perm oop");
  52 
  53   address start = __ pc();
  54   Label l;
  55   __ ldr(rscratch2, l);
  56   __ far_jump(ExternalAddress(entry_point));
  57   __ align(wordSize);
  58   __ bind(l);
< prev index next >