< prev index next >

src/cpu/x86/vm/c1_LIRAssembler_x86.cpp

Print this page




3930     }
3931     __ jcc(acond, ok);
3932   }
3933   if (op->halt()) {
3934     const char* str = __ code_string(op->msg());
3935     __ stop(str);
3936   } else {
3937     breakpoint();
3938   }
3939   __ bind(ok);
3940 }
3941 #endif
3942 
3943 void LIR_Assembler::membar() {
3944   // QQQ sparc TSO uses this,
3945   __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad));
3946 }
3947 
3948 void LIR_Assembler::membar_acquire() {
3949   // No x86 machines currently require load fences
3950   // __ load_fence();
3951 }
3952 
3953 void LIR_Assembler::membar_release() {
3954   // No x86 machines currently require store fences
3955   // __ store_fence();
3956 }
3957 
3958 void LIR_Assembler::membar_loadload() {
3959   // no-op
3960   //__ membar(Assembler::Membar_mask_bits(Assembler::loadload));
3961 }
3962 
3963 void LIR_Assembler::membar_storestore() {
3964   // no-op
3965   //__ membar(Assembler::Membar_mask_bits(Assembler::storestore));
3966 }
3967 
3968 void LIR_Assembler::membar_loadstore() {
3969   // no-op
3970   //__ membar(Assembler::Membar_mask_bits(Assembler::loadstore));
3971 }
3972 
3973 void LIR_Assembler::membar_storeload() {
3974   __ membar(Assembler::Membar_mask_bits(Assembler::StoreLoad));
3975 }




3930     }
3931     __ jcc(acond, ok);
3932   }
3933   if (op->halt()) {
3934     const char* str = __ code_string(op->msg());
3935     __ stop(str);
3936   } else {
3937     breakpoint();
3938   }
3939   __ bind(ok);
3940 }
3941 #endif
3942 
3943 void LIR_Assembler::membar() {
3944   // QQQ sparc TSO uses this,
3945   __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad));
3946 }
3947 
3948 void LIR_Assembler::membar_acquire() {
3949   // No x86 machines currently require load fences

3950 }
3951 
3952 void LIR_Assembler::membar_release() {
3953   // No x86 machines currently require store fences

3954 }
3955 
3956 void LIR_Assembler::membar_loadload() {
3957   // no-op
3958   //__ membar(Assembler::Membar_mask_bits(Assembler::loadload));
3959 }
3960 
3961 void LIR_Assembler::membar_storestore() {
3962   // no-op
3963   //__ membar(Assembler::Membar_mask_bits(Assembler::storestore));
3964 }
3965 
3966 void LIR_Assembler::membar_loadstore() {
3967   // no-op
3968   //__ membar(Assembler::Membar_mask_bits(Assembler::loadstore));
3969 }
3970 
3971 void LIR_Assembler::membar_storeload() {
3972   __ membar(Assembler::Membar_mask_bits(Assembler::StoreLoad));
3973 }


< prev index next >