1 /*
   2  * Copyright (c) 2000, 2013, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_VM_GLOBALS_X86_HPP
  26 #define CPU_X86_VM_GLOBALS_X86_HPP
  27 
  28 #include "utilities/globalDefinitions.hpp"
  29 #include "utilities/macros.hpp"
  30 
  31 // Sets the default values for platform dependent flags used by the runtime system.
  32 // (see globals.hpp)
  33 
  34 define_pd_global(bool, ConvertSleepToYield,      true);
  35 define_pd_global(bool, ShareVtableStubs,         true);
  36 define_pd_global(bool, CountInterpCalls,         true);
  37 define_pd_global(bool, NeedsDeoptSuspend,        false); // only register window machines need this
  38 
  39 define_pd_global(bool, ImplicitNullChecks,       true);  // Generate code for implicit null checks
  40 define_pd_global(bool, UncommonNullCast,         true);  // Uncommon-trap NULLs past to check cast
  41 
  42 // See 4827828 for this change. There is no globals_core_i486.hpp. I can't
  43 // assign a different value for C2 without touching a number of files. Use
  44 // #ifdef to minimize the change as it's late in Mantis. -- FIXME.
  45 // c1 doesn't have this problem because the fix to 4858033 assures us
  46 // the the vep is aligned at CodeEntryAlignment whereas c2 only aligns
  47 // the uep and the vep doesn't get real alignment but just slops on by
  48 // only assured that the entry instruction meets the 5 byte size requirement.
  49 #ifdef COMPILER2
  50 define_pd_global(intx, CodeEntryAlignment,       32);
  51 #else
  52 define_pd_global(intx, CodeEntryAlignment,       16);
  53 #endif // COMPILER2
  54 define_pd_global(intx, OptoLoopAlignment,        16);
  55 define_pd_global(intx, InlineFrequencyCount,     100);
  56 define_pd_global(intx, InlineSmallCode,          1000);
  57 
  58 define_pd_global(intx, StackYellowPages, 2);
  59 define_pd_global(intx, StackRedPages, 1);
  60 #ifdef AMD64
  61 // Very large C++ stack frames using solaris-amd64 optimized builds
  62 // due to lack of optimization caused by C++ compiler bugs
  63 define_pd_global(intx, StackShadowPages, NOT_WIN64(20) WIN64_ONLY(6) DEBUG_ONLY(+2));
  64 #else
  65 define_pd_global(intx, StackShadowPages, 4 DEBUG_ONLY(+5));
  66 #endif // AMD64
  67 
  68 define_pd_global(intx, PreInflateSpin,           10);
  69 
  70 define_pd_global(bool, RewriteBytecodes,     true);
  71 define_pd_global(bool, RewriteFrequentPairs, true);
  72 
  73 #ifdef _ALLBSD_SOURCE
  74 define_pd_global(bool, UseMembar,            true);
  75 #else
  76 define_pd_global(bool, UseMembar,            false);
  77 #endif
  78 
  79 // GC Ergo Flags
  80 define_pd_global(intx, CMSYoungGenPerWorker, 64*M);  // default max size of CMS young gen, per GC worker thread
  81 
  82 #define ARCH_FLAGS(develop, product, diagnostic, experimental, notproduct) \
  83                                                                             \
  84   develop(bool, IEEEPrecision, true,                                        \
  85           "Enables IEEE precision (for INTEL only)")                        \
  86                                                                             \
  87   product(intx, FenceInstruction, 0,                                        \
  88           "(Unsafe,Unstable) Experimental")                                 \
  89                                                                             \
  90   product(intx,  ReadPrefetchInstr, 0,                                      \
  91           "Prefetch instruction to prefetch ahead")                         \
  92                                                                             \
  93   product(bool, UseStoreImmI16, true,                                       \
  94           "Use store immediate 16-bits value instruction on x86")           \
  95                                                                             \
  96   diagnostic(bool, UseIncDec, true,                                         \
  97           "Use INC, DEC instructions on x86")                               \
  98                                                                             \
  99   product(bool, UseNewLongLShift, false,                                    \
 100           "Use optimized bitwise shift left")                               \
 101                                                                             \
 102   product(bool, UseAddressNop, false,                                       \
 103           "Use '0F 1F [addr]' NOP instructions on x86 cpus")                \
 104                                                                             \
 105   product(bool, UseXmmLoadAndClearUpper, true,                              \
 106           "Load low part of XMM register and clear upper part")             \
 107                                                                             \
 108   product(bool, UseXmmRegToRegMoveAll, false,                               \
 109           "Copy all XMM register bits when moving value between registers") \
 110                                                                             \
 111   product(bool, UseXmmI2D, false,                                           \
 112           "Use SSE2 CVTDQ2PD instruction to convert Integer to Double")     \
 113                                                                             \
 114   product(bool, UseXmmI2F, false,                                           \
 115           "Use SSE2 CVTDQ2PS instruction to convert Integer to Float")      \
 116                                                                             \
 117   product(bool, UseUnalignedLoadStores, false,                              \
 118           "Use SSE2 MOVDQU instruction for Arraycopy")                      \
 119                                                                             \
 120   product(bool, UseFastStosb, false,                                        \
 121           "Use fast-string operation for zeroing: rep stosb")               \
 122                                                                             \
 123   /* assembler */                                                           \
 124   product(bool, Use486InstrsOnly, false,                                    \
 125           "Use 80486 Compliant instruction subset")                         \
 126                                                                             \
 127   product(bool, UseCountLeadingZerosInstruction, false,                     \
 128           "Use count leading zeros instruction")                            \
 129 
 130 #endif // CPU_X86_VM_GLOBALS_X86_HPP