1 /*
   2  * Copyright (c) 2002, 2013, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright 2012, 2013 SAP AG. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_PPC_VM_ICACHE_PPC_HPP
  27 #define CPU_PPC_VM_ICACHE_PPC_HPP
  28 
  29 // Interface for updating the instruction cache.  Whenever the VM modifies
  30 // code, part of the processor instruction cache potentially has to be flushed.
  31 
  32 class ICache : public AbstractICache {
  33  public:
  34   enum {
  35     // On PowerPC the cache line size is 32 bytes.
  36     stub_size      = 160, // Size of the icache flush stub in bytes.
  37     line_size      = 32,  // Flush instruction affects 32 bytes.
  38     log2_line_size = 5    // log2(line_size)
  39   };
  40 
  41   // Use default implementation
  42 };
  43 
  44 #endif // CPU_PPC_VM_ICACHE_PPC_HPP