src/share/vm/opto/optoreg.hpp

Print this page
rev 6670 : 8049325: Introduce and clean up umbrella headers for the files in the cpu subdirectories.
Reviewed-by: lfoltan, coleenp, dholmes

*** 1,7 **** /* ! * Copyright (c) 2006, 2013, Oracle and/or its affiliates. All rights reserved. * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. * * This code is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 only, as * published by the Free Software Foundation. --- 1,7 ---- /* ! * Copyright (c) 2006, 2014, Oracle and/or its affiliates. All rights reserved. * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. * * This code is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 only, as * published by the Free Software Foundation.
*** 23,32 **** --- 23,56 ---- */ #ifndef SHARE_VM_OPTO_OPTOREG_HPP #define SHARE_VM_OPTO_OPTOREG_HPP + // AdGlobals contains c2 specific register handling code as specified + // in the .ad files. + #ifdef TARGET_ARCH_MODEL_x86_32 + # include "adfiles/adGlobals_x86_32.hpp" + #endif + #ifdef TARGET_ARCH_MODEL_x86_64 + # include "adfiles/adGlobals_x86_64.hpp" + #endif + #ifdef TARGET_ARCH_MODEL_sparc + # include "adfiles/adGlobals_sparc.hpp" + #endif + #ifdef TARGET_ARCH_MODEL_zero + # include "adfiles/adGlobals_zero.hpp" + #endif + #ifdef TARGET_ARCH_MODEL_arm + # include "adfiles/adGlobals_arm.hpp" + #endif + #ifdef TARGET_ARCH_MODEL_ppc_32 + # include "adfiles/adGlobals_ppc_32.hpp" + #endif + #ifdef TARGET_ARCH_MODEL_ppc_64 + # include "adfiles/adGlobals_ppc_64.hpp" + #endif + //------------------------------OptoReg---------------------------------------- // We eventually need Registers for the Real World. Registers are essentially // non-SSA names. A Register is represented as a number. Non-regular values // (e.g., Control, Memory, I/O) use the Special register. The actual machine // registers (as described in the ADL file for a machine) start at zero.