1 /*
   2  * Copyright (c) 2000, 2010, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25  private:
  26 
  27   //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
  28   //
  29   // Sparc load/store emission
  30   //
  31   // The sparc ld/st instructions cannot accomodate displacements > 13 bits long.
  32   // The following "pseudo" sparc instructions (load/store) make it easier to use the indexed addressing mode
  33   // by allowing 32 bit displacements:
  34   //
  35   //    When disp <= 13 bits long, a single load or store instruction is emitted with (disp + [d]).
  36   //    When disp >  13 bits long, code is emitted to set the displacement into the O7 register,
  37   //       and then a load or store is emitted with ([O7] + [d]).
  38   //
  39 
  40   int store(LIR_Opr from_reg, Register base, int offset, BasicType type, bool wide, bool unaligned);
  41   int store(LIR_Opr from_reg, Register base, Register disp, BasicType type, bool wide);
  42 
  43   int load(Register base, int offset, LIR_Opr to_reg, BasicType type, bool wide, bool unaligned);
  44   int load(Register base, Register disp, LIR_Opr to_reg, BasicType type, bool wide);
  45 
  46   void monitorexit(LIR_Opr obj_opr, LIR_Opr lock_opr, Register hdr, int monitor_no);
  47 
  48   int shift_amount(BasicType t);
  49 
  50   static bool is_single_instruction(LIR_Op* op);
  51 
  52   // Record the type of the receiver in ReceiverTypeData
  53   void type_profile_helper(Register mdo, int mdo_offset_bias,
  54                            ciMethodData *md, ciProfileData *data,
  55                            Register recv, Register tmp1, Label* update_done);
  56   // Setup pointers to MDO, MDO slot, also compute offset bias to access the slot.
  57   void setup_md_access(ciMethod* method, int bci,
  58                        ciMethodData*& md, ciProfileData*& data, int& mdo_offset_bias);
  59  public:
  60   void   pack64(LIR_Opr src, LIR_Opr dst);
  61   void unpack64(LIR_Opr src, LIR_Opr dst);
  62 
  63 enum {
  64 #ifdef _LP64
  65          call_stub_size = 68,
  66 #else
  67          call_stub_size = 20,
  68 #endif // _LP64
  69          exception_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(10*4),
  70          deopt_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(10*4) };