src/cpu/x86/vm/c1_Defs_x86.hpp
Index Unified diffs Context diffs Sdiffs Patch New Old Previous File Next File c1-coops Sdiff src/cpu/x86/vm

src/cpu/x86/vm/c1_Defs_x86.hpp

Print this page




  44   pd_nof_xmm_regs_frame_map = XMMRegisterImpl::number_of_registers,    // number of registers used during code emission
  45 
  46 #ifdef _LP64
  47   #define UNALLOCATED 4    // rsp, rbp, r15, r10
  48 #else
  49   #define UNALLOCATED 2    // rsp, rbp
  50 #endif // LP64
  51 
  52   pd_nof_caller_save_cpu_regs_frame_map = pd_nof_cpu_regs_frame_map - UNALLOCATED,  // number of registers killed by calls
  53   pd_nof_caller_save_fpu_regs_frame_map = pd_nof_fpu_regs_frame_map,  // number of registers killed by calls
  54   pd_nof_caller_save_xmm_regs_frame_map = pd_nof_xmm_regs_frame_map,  // number of registers killed by calls
  55 
  56   pd_nof_cpu_regs_reg_alloc = pd_nof_caller_save_cpu_regs_frame_map,  // number of registers that are visible to register allocator
  57   pd_nof_fpu_regs_reg_alloc = 6,  // number of registers that are visible to register allocator
  58 
  59   pd_nof_cpu_regs_linearscan = pd_nof_cpu_regs_frame_map, // number of registers visible to linear scan
  60   pd_nof_fpu_regs_linearscan = pd_nof_fpu_regs_frame_map, // number of registers visible to linear scan
  61   pd_nof_xmm_regs_linearscan = pd_nof_xmm_regs_frame_map, // number of registers visible to linear scan
  62   pd_first_cpu_reg = 0,
  63   pd_last_cpu_reg = NOT_LP64(5) LP64_ONLY(11),
  64   pd_first_byte_reg = 2,
  65   pd_last_byte_reg = 5,
  66   pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
  67   pd_last_fpu_reg =  pd_first_fpu_reg + 7,
  68   pd_first_xmm_reg = pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map,
  69   pd_last_xmm_reg =  pd_first_xmm_reg + pd_nof_xmm_regs_frame_map - 1
  70 };
  71 
  72 
  73 // encoding of float value in debug info:
  74 enum {
  75   pd_float_saved_as_double = true
  76 };
  77 
  78 #endif // CPU_X86_VM_C1_DEFS_X86_HPP


  44   pd_nof_xmm_regs_frame_map = XMMRegisterImpl::number_of_registers,    // number of registers used during code emission
  45 
  46 #ifdef _LP64
  47   #define UNALLOCATED 4    // rsp, rbp, r15, r10
  48 #else
  49   #define UNALLOCATED 2    // rsp, rbp
  50 #endif // LP64
  51 
  52   pd_nof_caller_save_cpu_regs_frame_map = pd_nof_cpu_regs_frame_map - UNALLOCATED,  // number of registers killed by calls
  53   pd_nof_caller_save_fpu_regs_frame_map = pd_nof_fpu_regs_frame_map,  // number of registers killed by calls
  54   pd_nof_caller_save_xmm_regs_frame_map = pd_nof_xmm_regs_frame_map,  // number of registers killed by calls
  55 
  56   pd_nof_cpu_regs_reg_alloc = pd_nof_caller_save_cpu_regs_frame_map,  // number of registers that are visible to register allocator
  57   pd_nof_fpu_regs_reg_alloc = 6,  // number of registers that are visible to register allocator
  58 
  59   pd_nof_cpu_regs_linearscan = pd_nof_cpu_regs_frame_map, // number of registers visible to linear scan
  60   pd_nof_fpu_regs_linearscan = pd_nof_fpu_regs_frame_map, // number of registers visible to linear scan
  61   pd_nof_xmm_regs_linearscan = pd_nof_xmm_regs_frame_map, // number of registers visible to linear scan
  62   pd_first_cpu_reg = 0,
  63   pd_last_cpu_reg = NOT_LP64(5) LP64_ONLY(11),
  64   pd_first_byte_reg = NOT_LP64(2) LP64_ONLY(0),
  65   pd_last_byte_reg = NOT_LP64(5) LP64_ONLY(11),
  66   pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
  67   pd_last_fpu_reg =  pd_first_fpu_reg + 7,
  68   pd_first_xmm_reg = pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map,
  69   pd_last_xmm_reg =  pd_first_xmm_reg + pd_nof_xmm_regs_frame_map - 1
  70 };
  71 
  72 
  73 // encoding of float value in debug info:
  74 enum {
  75   pd_float_saved_as_double = true
  76 };
  77 
  78 #endif // CPU_X86_VM_C1_DEFS_X86_HPP
src/cpu/x86/vm/c1_Defs_x86.hpp
Index Unified diffs Context diffs Sdiffs Patch New Old Previous File Next File