1 /*
   2  * Copyright (c) 2002, 2018, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2012, 2017 SAP SE. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_PPC_VM_ASSEMBLER_PPC_HPP
  27 #define CPU_PPC_VM_ASSEMBLER_PPC_HPP
  28 
  29 #include "asm/register.hpp"
  30 
  31 // Address is an abstraction used to represent a memory location
  32 // as used in assembler instructions.
  33 // PPC instructions grok either baseReg + indexReg or baseReg + disp.
  34 class Address {
  35  private:
  36   Register _base;         // Base register.
  37   Register _index;        // Index register.
  38   intptr_t _disp;         // Displacement.
  39 
  40  public:
  41   Address(Register b, Register i, address d = 0)
  42     : _base(b), _index(i), _disp((intptr_t)d) {
  43     assert(i == noreg || d == 0, "can't have both");
  44   }
  45 
  46   Address(Register b, address d = 0)
  47     : _base(b), _index(noreg), _disp((intptr_t)d) {}
  48 
  49   Address(Register b, intptr_t d)
  50     : _base(b), _index(noreg), _disp(d) {}
  51 
  52   Address(Register b, RegisterOrConstant roc)
  53     : _base(b), _index(noreg), _disp(0) {
  54     if (roc.is_constant()) _disp = roc.as_constant(); else _index = roc.as_register();
  55   }
  56 
  57   Address()
  58     : _base(noreg), _index(noreg), _disp(0) {}
  59 
  60   // accessors
  61   Register base()  const { return _base; }
  62   Register index() const { return _index; }
  63   int      disp()  const { return (int)_disp; }
  64   bool     is_const() const { return _base == noreg && _index == noreg; }
  65 };
  66 
  67 class AddressLiteral {
  68  private:
  69   address          _address;
  70   RelocationHolder _rspec;
  71 
  72   RelocationHolder rspec_from_rtype(relocInfo::relocType rtype, address addr) {
  73     switch (rtype) {
  74     case relocInfo::external_word_type:
  75       return external_word_Relocation::spec(addr);
  76     case relocInfo::internal_word_type:
  77       return internal_word_Relocation::spec(addr);
  78     case relocInfo::opt_virtual_call_type:
  79       return opt_virtual_call_Relocation::spec();
  80     case relocInfo::static_call_type:
  81       return static_call_Relocation::spec();
  82     case relocInfo::runtime_call_type:
  83       return runtime_call_Relocation::spec();
  84     case relocInfo::none:
  85       return RelocationHolder();
  86     default:
  87       ShouldNotReachHere();
  88       return RelocationHolder();
  89     }
  90   }
  91 
  92  protected:
  93   // creation
  94   AddressLiteral() : _address(NULL), _rspec(NULL) {}
  95 
  96  public:
  97   AddressLiteral(address addr, RelocationHolder const& rspec)
  98     : _address(addr),
  99       _rspec(rspec) {}
 100 
 101   AddressLiteral(address addr, relocInfo::relocType rtype = relocInfo::none)
 102     : _address((address) addr),
 103       _rspec(rspec_from_rtype(rtype, (address) addr)) {}
 104 
 105   AddressLiteral(oop* addr, relocInfo::relocType rtype = relocInfo::none)
 106     : _address((address) addr),
 107       _rspec(rspec_from_rtype(rtype, (address) addr)) {}
 108 
 109   intptr_t value() const { return (intptr_t) _address; }
 110 
 111   const RelocationHolder& rspec() const { return _rspec; }
 112 };
 113 
 114 // Argument is an abstraction used to represent an outgoing
 115 // actual argument or an incoming formal parameter, whether
 116 // it resides in memory or in a register, in a manner consistent
 117 // with the PPC Application Binary Interface, or ABI. This is
 118 // often referred to as the native or C calling convention.
 119 
 120 class Argument {
 121  private:
 122   int _number;  // The number of the argument.
 123  public:
 124   enum {
 125     // Only 8 registers may contain integer parameters.
 126     n_register_parameters = 8,
 127     // Can have up to 8 floating registers.
 128     n_float_register_parameters = 8,
 129 
 130     // PPC C calling conventions.
 131     // The first eight arguments are passed in int regs if they are int.
 132     n_int_register_parameters_c = 8,
 133     // The first thirteen float arguments are passed in float regs.
 134     n_float_register_parameters_c = 13,
 135     // Only the first 8 parameters are not placed on the stack. Aix disassembly
 136     // shows that xlC places all float args after argument 8 on the stack AND
 137     // in a register. This is not documented, but we follow this convention, too.
 138     n_regs_not_on_stack_c = 8,
 139   };
 140   // creation
 141   Argument(int number) : _number(number) {}
 142 
 143   int  number() const { return _number; }
 144 
 145   // Locating register-based arguments:
 146   bool is_register() const { return _number < n_register_parameters; }
 147 
 148   Register as_register() const {
 149     assert(is_register(), "must be a register argument");
 150     return as_Register(number() + R3_ARG1->encoding());
 151   }
 152 };
 153 
 154 #if !defined(ABI_ELFv2)
 155 // A ppc64 function descriptor.
 156 struct FunctionDescriptor {
 157  private:
 158   address _entry;
 159   address _toc;
 160   address _env;
 161 
 162  public:
 163   inline address entry() const { return _entry; }
 164   inline address toc()   const { return _toc; }
 165   inline address env()   const { return _env; }
 166 
 167   inline void set_entry(address entry) { _entry = entry; }
 168   inline void set_toc(  address toc)   { _toc   = toc; }
 169   inline void set_env(  address env)   { _env   = env; }
 170 
 171   inline static ByteSize entry_offset() { return byte_offset_of(FunctionDescriptor, _entry); }
 172   inline static ByteSize toc_offset()   { return byte_offset_of(FunctionDescriptor, _toc); }
 173   inline static ByteSize env_offset()   { return byte_offset_of(FunctionDescriptor, _env); }
 174 
 175   // Friend functions can be called without loading toc and env.
 176   enum {
 177     friend_toc = 0xcafe,
 178     friend_env = 0xc0de
 179   };
 180 
 181   inline bool is_friend_function() const {
 182     return (toc() == (address) friend_toc) && (env() == (address) friend_env);
 183   }
 184 
 185   // Constructor for stack-allocated instances.
 186   FunctionDescriptor() {
 187     _entry = (address) 0xbad;
 188     _toc   = (address) 0xbad;
 189     _env   = (address) 0xbad;
 190   }
 191 };
 192 #endif
 193 
 194 
 195 // The PPC Assembler: Pure assembler doing NO optimizations on the
 196 // instruction level; i.e., what you write is what you get. The
 197 // Assembler is generating code into a CodeBuffer.
 198 
 199 class Assembler : public AbstractAssembler {
 200  protected:
 201   // Displacement routines
 202   static int  patched_branch(int dest_pos, int inst, int inst_pos);
 203   static int  branch_destination(int inst, int pos);
 204 
 205   friend class AbstractAssembler;
 206 
 207   // Code patchers need various routines like inv_wdisp()
 208   friend class NativeInstruction;
 209   friend class NativeGeneralJump;
 210   friend class Relocation;
 211 
 212  public:
 213 
 214   enum shifts {
 215     XO_21_29_SHIFT = 2,
 216     XO_21_30_SHIFT = 1,
 217     XO_27_29_SHIFT = 2,
 218     XO_30_31_SHIFT = 0,
 219     SPR_5_9_SHIFT  = 11u, // SPR_5_9 field in bits 11 -- 15
 220     SPR_0_4_SHIFT  = 16u, // SPR_0_4 field in bits 16 -- 20
 221     RS_SHIFT       = 21u, // RS field in bits 21 -- 25
 222     OPCODE_SHIFT   = 26u, // opcode in bits 26 -- 31
 223   };
 224 
 225   enum opcdxos_masks {
 226     XL_FORM_OPCODE_MASK = (63u << OPCODE_SHIFT) | (1023u << 1),
 227     ADDI_OPCODE_MASK    = (63u << OPCODE_SHIFT),
 228     ADDIS_OPCODE_MASK   = (63u << OPCODE_SHIFT),
 229     BXX_OPCODE_MASK     = (63u << OPCODE_SHIFT),
 230     BCXX_OPCODE_MASK    = (63u << OPCODE_SHIFT),
 231     // trap instructions
 232     TDI_OPCODE_MASK     = (63u << OPCODE_SHIFT),
 233     TWI_OPCODE_MASK     = (63u << OPCODE_SHIFT),
 234     TD_OPCODE_MASK      = (63u << OPCODE_SHIFT) | (1023u << 1),
 235     TW_OPCODE_MASK      = (63u << OPCODE_SHIFT) | (1023u << 1),
 236     LD_OPCODE_MASK      = (63u << OPCODE_SHIFT) | (3u << XO_30_31_SHIFT), // DS-FORM
 237     STD_OPCODE_MASK     = LD_OPCODE_MASK,
 238     STDU_OPCODE_MASK    = STD_OPCODE_MASK,
 239     STDX_OPCODE_MASK    = (63u << OPCODE_SHIFT) | (1023u << 1),
 240     STDUX_OPCODE_MASK   = STDX_OPCODE_MASK,
 241     STW_OPCODE_MASK     = (63u << OPCODE_SHIFT),
 242     STWU_OPCODE_MASK    = STW_OPCODE_MASK,
 243     STWX_OPCODE_MASK    = (63u << OPCODE_SHIFT) | (1023u << 1),
 244     STWUX_OPCODE_MASK   = STWX_OPCODE_MASK,
 245     MTCTR_OPCODE_MASK   = ~(31u << RS_SHIFT),
 246     ORI_OPCODE_MASK     = (63u << OPCODE_SHIFT),
 247     ORIS_OPCODE_MASK    = (63u << OPCODE_SHIFT),
 248     RLDICR_OPCODE_MASK  = (63u << OPCODE_SHIFT) | (7u << XO_27_29_SHIFT)
 249   };
 250 
 251   enum opcdxos {
 252     ADD_OPCODE    = (31u << OPCODE_SHIFT | 266u << 1),
 253     ADDC_OPCODE   = (31u << OPCODE_SHIFT |  10u << 1),
 254     ADDI_OPCODE   = (14u << OPCODE_SHIFT),
 255     ADDIS_OPCODE  = (15u << OPCODE_SHIFT),
 256     ADDIC__OPCODE = (13u << OPCODE_SHIFT),
 257     ADDE_OPCODE   = (31u << OPCODE_SHIFT | 138u << 1),
 258     ADDME_OPCODE  = (31u << OPCODE_SHIFT | 234u << 1),
 259     ADDZE_OPCODE  = (31u << OPCODE_SHIFT | 202u << 1),
 260     SUBF_OPCODE   = (31u << OPCODE_SHIFT |  40u << 1),
 261     SUBFC_OPCODE  = (31u << OPCODE_SHIFT |   8u << 1),
 262     SUBFE_OPCODE  = (31u << OPCODE_SHIFT | 136u << 1),
 263     SUBFIC_OPCODE = (8u  << OPCODE_SHIFT),
 264     SUBFME_OPCODE = (31u << OPCODE_SHIFT | 232u << 1),
 265     SUBFZE_OPCODE = (31u << OPCODE_SHIFT | 200u << 1),
 266     DIVW_OPCODE   = (31u << OPCODE_SHIFT | 491u << 1),
 267     MULLW_OPCODE  = (31u << OPCODE_SHIFT | 235u << 1),
 268     MULHW_OPCODE  = (31u << OPCODE_SHIFT |  75u << 1),
 269     MULHWU_OPCODE = (31u << OPCODE_SHIFT |  11u << 1),
 270     MULLI_OPCODE  = (7u  << OPCODE_SHIFT),
 271     AND_OPCODE    = (31u << OPCODE_SHIFT |  28u << 1),
 272     ANDI_OPCODE   = (28u << OPCODE_SHIFT),
 273     ANDIS_OPCODE  = (29u << OPCODE_SHIFT),
 274     ANDC_OPCODE   = (31u << OPCODE_SHIFT |  60u << 1),
 275     ORC_OPCODE    = (31u << OPCODE_SHIFT | 412u << 1),
 276     OR_OPCODE     = (31u << OPCODE_SHIFT | 444u << 1),
 277     ORI_OPCODE    = (24u << OPCODE_SHIFT),
 278     ORIS_OPCODE   = (25u << OPCODE_SHIFT),
 279     XOR_OPCODE    = (31u << OPCODE_SHIFT | 316u << 1),
 280     XORI_OPCODE   = (26u << OPCODE_SHIFT),
 281     XORIS_OPCODE  = (27u << OPCODE_SHIFT),
 282 
 283     NEG_OPCODE    = (31u << OPCODE_SHIFT | 104u << 1),
 284 
 285     RLWINM_OPCODE = (21u << OPCODE_SHIFT),
 286     CLRRWI_OPCODE = RLWINM_OPCODE,
 287     CLRLWI_OPCODE = RLWINM_OPCODE,
 288 
 289     RLWIMI_OPCODE = (20u << OPCODE_SHIFT),
 290 
 291     SLW_OPCODE    = (31u << OPCODE_SHIFT |  24u << 1),
 292     SLWI_OPCODE   = RLWINM_OPCODE,
 293     SRW_OPCODE    = (31u << OPCODE_SHIFT | 536u << 1),
 294     SRWI_OPCODE   = RLWINM_OPCODE,
 295     SRAW_OPCODE   = (31u << OPCODE_SHIFT | 792u << 1),
 296     SRAWI_OPCODE  = (31u << OPCODE_SHIFT | 824u << 1),
 297 
 298     CMP_OPCODE    = (31u << OPCODE_SHIFT |   0u << 1),
 299     CMPI_OPCODE   = (11u << OPCODE_SHIFT),
 300     CMPL_OPCODE   = (31u << OPCODE_SHIFT |  32u << 1),
 301     CMPLI_OPCODE  = (10u << OPCODE_SHIFT),
 302 
 303     ISEL_OPCODE   = (31u << OPCODE_SHIFT |  15u << 1),
 304 
 305     // Special purpose registers
 306     MTSPR_OPCODE  = (31u << OPCODE_SHIFT | 467u << 1),
 307     MFSPR_OPCODE  = (31u << OPCODE_SHIFT | 339u << 1),
 308 
 309     MTXER_OPCODE  = (MTSPR_OPCODE | 1 << SPR_0_4_SHIFT),
 310     MFXER_OPCODE  = (MFSPR_OPCODE | 1 << SPR_0_4_SHIFT),
 311 
 312     MTDSCR_OPCODE = (MTSPR_OPCODE | 3 << SPR_0_4_SHIFT),
 313     MFDSCR_OPCODE = (MFSPR_OPCODE | 3 << SPR_0_4_SHIFT),
 314 
 315     MTLR_OPCODE   = (MTSPR_OPCODE | 8 << SPR_0_4_SHIFT),
 316     MFLR_OPCODE   = (MFSPR_OPCODE | 8 << SPR_0_4_SHIFT),
 317 
 318     MTCTR_OPCODE  = (MTSPR_OPCODE | 9 << SPR_0_4_SHIFT),
 319     MFCTR_OPCODE  = (MFSPR_OPCODE | 9 << SPR_0_4_SHIFT),
 320 
 321     // Attention: Higher and lower half are inserted in reversed order.
 322     MTTFHAR_OPCODE   = (MTSPR_OPCODE | 4 << SPR_5_9_SHIFT | 0 << SPR_0_4_SHIFT),
 323     MFTFHAR_OPCODE   = (MFSPR_OPCODE | 4 << SPR_5_9_SHIFT | 0 << SPR_0_4_SHIFT),
 324     MTTFIAR_OPCODE   = (MTSPR_OPCODE | 4 << SPR_5_9_SHIFT | 1 << SPR_0_4_SHIFT),
 325     MFTFIAR_OPCODE   = (MFSPR_OPCODE | 4 << SPR_5_9_SHIFT | 1 << SPR_0_4_SHIFT),
 326     MTTEXASR_OPCODE  = (MTSPR_OPCODE | 4 << SPR_5_9_SHIFT | 2 << SPR_0_4_SHIFT),
 327     MFTEXASR_OPCODE  = (MFSPR_OPCODE | 4 << SPR_5_9_SHIFT | 2 << SPR_0_4_SHIFT),
 328     MTTEXASRU_OPCODE = (MTSPR_OPCODE | 4 << SPR_5_9_SHIFT | 3 << SPR_0_4_SHIFT),
 329     MFTEXASRU_OPCODE = (MFSPR_OPCODE | 4 << SPR_5_9_SHIFT | 3 << SPR_0_4_SHIFT),
 330 
 331     MTVRSAVE_OPCODE  = (MTSPR_OPCODE | 8 << SPR_5_9_SHIFT | 0 << SPR_0_4_SHIFT),
 332     MFVRSAVE_OPCODE  = (MFSPR_OPCODE | 8 << SPR_5_9_SHIFT | 0 << SPR_0_4_SHIFT),
 333 
 334     MFTB_OPCODE   = (MFSPR_OPCODE | 8 << SPR_5_9_SHIFT | 12 << SPR_0_4_SHIFT),
 335 
 336     MTCRF_OPCODE  = (31u << OPCODE_SHIFT | 144u << 1),
 337     MFCR_OPCODE   = (31u << OPCODE_SHIFT | 19u << 1),
 338     MCRF_OPCODE   = (19u << OPCODE_SHIFT | 0u << 1),
 339 
 340     // condition register logic instructions
 341     CRAND_OPCODE  = (19u << OPCODE_SHIFT | 257u << 1),
 342     CRNAND_OPCODE = (19u << OPCODE_SHIFT | 225u << 1),
 343     CROR_OPCODE   = (19u << OPCODE_SHIFT | 449u << 1),
 344     CRXOR_OPCODE  = (19u << OPCODE_SHIFT | 193u << 1),
 345     CRNOR_OPCODE  = (19u << OPCODE_SHIFT |  33u << 1),
 346     CREQV_OPCODE  = (19u << OPCODE_SHIFT | 289u << 1),
 347     CRANDC_OPCODE = (19u << OPCODE_SHIFT | 129u << 1),
 348     CRORC_OPCODE  = (19u << OPCODE_SHIFT | 417u << 1),
 349 
 350     BCLR_OPCODE   = (19u << OPCODE_SHIFT | 16u << 1),
 351     BXX_OPCODE      = (18u << OPCODE_SHIFT),
 352     BCXX_OPCODE     = (16u << OPCODE_SHIFT),
 353 
 354     // CTR-related opcodes
 355     BCCTR_OPCODE  = (19u << OPCODE_SHIFT | 528u << 1),
 356 
 357     LWZ_OPCODE   = (32u << OPCODE_SHIFT),
 358     LWZX_OPCODE  = (31u << OPCODE_SHIFT |  23u << 1),
 359     LWZU_OPCODE  = (33u << OPCODE_SHIFT),
 360     LWBRX_OPCODE = (31u << OPCODE_SHIFT |  534 << 1),
 361 
 362     LHA_OPCODE   = (42u << OPCODE_SHIFT),
 363     LHAX_OPCODE  = (31u << OPCODE_SHIFT | 343u << 1),
 364     LHAU_OPCODE  = (43u << OPCODE_SHIFT),
 365 
 366     LHZ_OPCODE   = (40u << OPCODE_SHIFT),
 367     LHZX_OPCODE  = (31u << OPCODE_SHIFT | 279u << 1),
 368     LHZU_OPCODE  = (41u << OPCODE_SHIFT),
 369     LHBRX_OPCODE = (31u << OPCODE_SHIFT |  790 << 1),
 370 
 371     LBZ_OPCODE   = (34u << OPCODE_SHIFT),
 372     LBZX_OPCODE  = (31u << OPCODE_SHIFT |  87u << 1),
 373     LBZU_OPCODE  = (35u << OPCODE_SHIFT),
 374 
 375     STW_OPCODE   = (36u << OPCODE_SHIFT),
 376     STWX_OPCODE  = (31u << OPCODE_SHIFT | 151u << 1),
 377     STWU_OPCODE  = (37u << OPCODE_SHIFT),
 378     STWUX_OPCODE = (31u << OPCODE_SHIFT | 183u << 1),
 379     STWBRX_OPCODE = (31u << OPCODE_SHIFT | 662u << 1),
 380 
 381     STH_OPCODE   = (44u << OPCODE_SHIFT),
 382     STHX_OPCODE  = (31u << OPCODE_SHIFT | 407u << 1),
 383     STHU_OPCODE  = (45u << OPCODE_SHIFT),
 384     STHBRX_OPCODE = (31u << OPCODE_SHIFT | 918u << 1),
 385 
 386     STB_OPCODE   = (38u << OPCODE_SHIFT),
 387     STBX_OPCODE  = (31u << OPCODE_SHIFT | 215u << 1),
 388     STBU_OPCODE  = (39u << OPCODE_SHIFT),
 389 
 390     EXTSB_OPCODE = (31u << OPCODE_SHIFT | 954u << 1),
 391     EXTSH_OPCODE = (31u << OPCODE_SHIFT | 922u << 1),
 392     EXTSW_OPCODE = (31u << OPCODE_SHIFT | 986u << 1),               // X-FORM
 393 
 394     // 32 bit opcode encodings
 395 
 396     LWA_OPCODE    = (58u << OPCODE_SHIFT |   2u << XO_30_31_SHIFT), // DS-FORM
 397     LWAX_OPCODE   = (31u << OPCODE_SHIFT | 341u << XO_21_30_SHIFT), // X-FORM
 398 
 399     CNTLZW_OPCODE = (31u << OPCODE_SHIFT |  26u << XO_21_30_SHIFT), // X-FORM

 400 
 401     // 64 bit opcode encodings
 402 
 403     LD_OPCODE     = (58u << OPCODE_SHIFT |   0u << XO_30_31_SHIFT), // DS-FORM
 404     LDU_OPCODE    = (58u << OPCODE_SHIFT |   1u << XO_30_31_SHIFT), // DS-FORM
 405     LDX_OPCODE    = (31u << OPCODE_SHIFT |  21u << XO_21_30_SHIFT), // X-FORM
 406     LDBRX_OPCODE  = (31u << OPCODE_SHIFT | 532u << 1),              // X-FORM
 407 
 408     STD_OPCODE    = (62u << OPCODE_SHIFT |   0u << XO_30_31_SHIFT), // DS-FORM
 409     STDU_OPCODE   = (62u << OPCODE_SHIFT |   1u << XO_30_31_SHIFT), // DS-FORM
 410     STDUX_OPCODE  = (31u << OPCODE_SHIFT | 181u << 1),              // X-FORM
 411     STDX_OPCODE   = (31u << OPCODE_SHIFT | 149u << XO_21_30_SHIFT), // X-FORM
 412     STDBRX_OPCODE = (31u << OPCODE_SHIFT | 660u << 1),              // X-FORM
 413 
 414     RLDICR_OPCODE = (30u << OPCODE_SHIFT |   1u << XO_27_29_SHIFT), // MD-FORM
 415     RLDICL_OPCODE = (30u << OPCODE_SHIFT |   0u << XO_27_29_SHIFT), // MD-FORM
 416     RLDIC_OPCODE  = (30u << OPCODE_SHIFT |   2u << XO_27_29_SHIFT), // MD-FORM
 417     RLDIMI_OPCODE = (30u << OPCODE_SHIFT |   3u << XO_27_29_SHIFT), // MD-FORM
 418 
 419     SRADI_OPCODE  = (31u << OPCODE_SHIFT | 413u << XO_21_29_SHIFT), // XS-FORM
 420 
 421     SLD_OPCODE    = (31u << OPCODE_SHIFT |  27u << 1),              // X-FORM
 422     SRD_OPCODE    = (31u << OPCODE_SHIFT | 539u << 1),              // X-FORM
 423     SRAD_OPCODE   = (31u << OPCODE_SHIFT | 794u << 1),              // X-FORM
 424 
 425     MULLD_OPCODE  = (31u << OPCODE_SHIFT | 233u << 1),              // XO-FORM
 426     MULHD_OPCODE  = (31u << OPCODE_SHIFT |  73u << 1),              // XO-FORM
 427     MULHDU_OPCODE = (31u << OPCODE_SHIFT |   9u << 1),              // XO-FORM
 428     DIVD_OPCODE   = (31u << OPCODE_SHIFT | 489u << 1),              // XO-FORM
 429 
 430     CNTLZD_OPCODE = (31u << OPCODE_SHIFT |  58u << XO_21_30_SHIFT), // X-FORM

 431     NAND_OPCODE   = (31u << OPCODE_SHIFT | 476u << XO_21_30_SHIFT), // X-FORM
 432     NOR_OPCODE    = (31u << OPCODE_SHIFT | 124u << XO_21_30_SHIFT), // X-FORM
 433 
 434 
 435     // opcodes only used for floating arithmetic
 436     FADD_OPCODE   = (63u << OPCODE_SHIFT |  21u << 1),
 437     FADDS_OPCODE  = (59u << OPCODE_SHIFT |  21u << 1),
 438     FCMPU_OPCODE  = (63u << OPCODE_SHIFT |  00u << 1),
 439     FDIV_OPCODE   = (63u << OPCODE_SHIFT |  18u << 1),
 440     FDIVS_OPCODE  = (59u << OPCODE_SHIFT |  18u << 1),
 441     FMR_OPCODE    = (63u << OPCODE_SHIFT |  72u << 1),
 442     // These are special Power6 opcodes, reused for "lfdepx" and "stfdepx"
 443     // on Power7.  Do not use.
 444     // MFFGPR_OPCODE  = (31u << OPCODE_SHIFT | 607u << 1),
 445     // MFTGPR_OPCODE  = (31u << OPCODE_SHIFT | 735u << 1),
 446     CMPB_OPCODE    = (31u << OPCODE_SHIFT |  508  << 1),
 447     POPCNTB_OPCODE = (31u << OPCODE_SHIFT |  122  << 1),
 448     POPCNTW_OPCODE = (31u << OPCODE_SHIFT |  378  << 1),
 449     POPCNTD_OPCODE = (31u << OPCODE_SHIFT |  506  << 1),
 450     FABS_OPCODE    = (63u << OPCODE_SHIFT |  264u << 1),
 451     FNABS_OPCODE   = (63u << OPCODE_SHIFT |  136u << 1),
 452     FMUL_OPCODE    = (63u << OPCODE_SHIFT |   25u << 1),
 453     FMULS_OPCODE   = (59u << OPCODE_SHIFT |   25u << 1),
 454     FNEG_OPCODE    = (63u << OPCODE_SHIFT |   40u << 1),
 455     FSUB_OPCODE    = (63u << OPCODE_SHIFT |   20u << 1),
 456     FSUBS_OPCODE   = (59u << OPCODE_SHIFT |   20u << 1),
 457 
 458     // PPC64-internal FPU conversion opcodes
 459     FCFID_OPCODE   = (63u << OPCODE_SHIFT |  846u << 1),
 460     FCFIDS_OPCODE  = (59u << OPCODE_SHIFT |  846u << 1),
 461     FCTID_OPCODE   = (63u << OPCODE_SHIFT |  814u << 1),
 462     FCTIDZ_OPCODE  = (63u << OPCODE_SHIFT |  815u << 1),
 463     FCTIW_OPCODE   = (63u << OPCODE_SHIFT |   14u << 1),
 464     FCTIWZ_OPCODE  = (63u << OPCODE_SHIFT |   15u << 1),
 465     FRSP_OPCODE    = (63u << OPCODE_SHIFT |   12u << 1),
 466 
 467     // Fused multiply-accumulate instructions.
 468     FMADD_OPCODE   = (63u << OPCODE_SHIFT |   29u << 1),
 469     FMADDS_OPCODE  = (59u << OPCODE_SHIFT |   29u << 1),
 470     FMSUB_OPCODE   = (63u << OPCODE_SHIFT |   28u << 1),
 471     FMSUBS_OPCODE  = (59u << OPCODE_SHIFT |   28u << 1),
 472     FNMADD_OPCODE  = (63u << OPCODE_SHIFT |   31u << 1),
 473     FNMADDS_OPCODE = (59u << OPCODE_SHIFT |   31u << 1),
 474     FNMSUB_OPCODE  = (63u << OPCODE_SHIFT |   30u << 1),
 475     FNMSUBS_OPCODE = (59u << OPCODE_SHIFT |   30u << 1),
 476 
 477     LFD_OPCODE     = (50u << OPCODE_SHIFT |   00u << 1),
 478     LFDU_OPCODE    = (51u << OPCODE_SHIFT |   00u << 1),
 479     LFDX_OPCODE    = (31u << OPCODE_SHIFT |  599u << 1),
 480     LFS_OPCODE     = (48u << OPCODE_SHIFT |   00u << 1),
 481     LFSU_OPCODE    = (49u << OPCODE_SHIFT |   00u << 1),
 482     LFSX_OPCODE    = (31u << OPCODE_SHIFT |  535u << 1),
 483 
 484     STFD_OPCODE    = (54u << OPCODE_SHIFT |   00u << 1),
 485     STFDU_OPCODE   = (55u << OPCODE_SHIFT |   00u << 1),
 486     STFDX_OPCODE   = (31u << OPCODE_SHIFT |  727u << 1),
 487     STFS_OPCODE    = (52u << OPCODE_SHIFT |   00u << 1),
 488     STFSU_OPCODE   = (53u << OPCODE_SHIFT |   00u << 1),
 489     STFSX_OPCODE   = (31u << OPCODE_SHIFT |  663u << 1),
 490 
 491     FSQRT_OPCODE   = (63u << OPCODE_SHIFT |   22u << 1),            // A-FORM
 492     FSQRTS_OPCODE  = (59u << OPCODE_SHIFT |   22u << 1),            // A-FORM
 493 
 494     // Vector instruction support for >= Power6
 495     // Vector Storage Access
 496     LVEBX_OPCODE   = (31u << OPCODE_SHIFT |    7u << 1),
 497     LVEHX_OPCODE   = (31u << OPCODE_SHIFT |   39u << 1),
 498     LVEWX_OPCODE   = (31u << OPCODE_SHIFT |   71u << 1),
 499     LVX_OPCODE     = (31u << OPCODE_SHIFT |  103u << 1),
 500     LVXL_OPCODE    = (31u << OPCODE_SHIFT |  359u << 1),
 501     STVEBX_OPCODE  = (31u << OPCODE_SHIFT |  135u << 1),
 502     STVEHX_OPCODE  = (31u << OPCODE_SHIFT |  167u << 1),
 503     STVEWX_OPCODE  = (31u << OPCODE_SHIFT |  199u << 1),
 504     STVX_OPCODE    = (31u << OPCODE_SHIFT |  231u << 1),
 505     STVXL_OPCODE   = (31u << OPCODE_SHIFT |  487u << 1),
 506     LVSL_OPCODE    = (31u << OPCODE_SHIFT |    6u << 1),
 507     LVSR_OPCODE    = (31u << OPCODE_SHIFT |   38u << 1),
 508 
 509     // Vector-Scalar (VSX) instruction support.
 510     LXVD2X_OPCODE  = (31u << OPCODE_SHIFT |  844u << 1),
 511     STXVD2X_OPCODE = (31u << OPCODE_SHIFT |  972u << 1),
 512     MTVSRD_OPCODE  = (31u << OPCODE_SHIFT |  179u << 1),
 513     MTVSRWZ_OPCODE = (31u << OPCODE_SHIFT |  243u << 1),
 514     MFVSRD_OPCODE  = (31u << OPCODE_SHIFT |   51u << 1),
 515     MTVSRWA_OPCODE = (31u << OPCODE_SHIFT |  211u << 1),
 516     MFVSRWZ_OPCODE = (31u << OPCODE_SHIFT |  115u << 1),
 517     XXPERMDI_OPCODE= (60u << OPCODE_SHIFT |   10u << 3),
 518     XXMRGHW_OPCODE = (60u << OPCODE_SHIFT |   18u << 3),
 519     XXMRGLW_OPCODE = (60u << OPCODE_SHIFT |   50u << 3),
 520     XXSPLTW_OPCODE = (60u << OPCODE_SHIFT |  164u << 2),
 521     XXLOR_OPCODE   = (60u << OPCODE_SHIFT |  146u << 3),
 522     XXLXOR_OPCODE  = (60u << OPCODE_SHIFT |  154u << 3),
 523     XXLEQV_OPCODE  = (60u << OPCODE_SHIFT |  186u << 3),
 524     XVDIVSP_OPCODE = (60u << OPCODE_SHIFT |   88u << 3),
 525     XVDIVDP_OPCODE = (60u << OPCODE_SHIFT |  120u << 3),
 526     XVABSSP_OPCODE = (60u << OPCODE_SHIFT |  409u << 2),
 527     XVABSDP_OPCODE = (60u << OPCODE_SHIFT |  473u << 2),
 528     XVNEGSP_OPCODE = (60u << OPCODE_SHIFT |  441u << 2),
 529     XVNEGDP_OPCODE = (60u << OPCODE_SHIFT |  505u << 2),
 530     XVSQRTSP_OPCODE= (60u << OPCODE_SHIFT |  139u << 2),
 531     XVSQRTDP_OPCODE= (60u << OPCODE_SHIFT |  203u << 2),
 532     XSCVDPSPN_OPCODE=(60u << OPCODE_SHIFT |  267u << 2),
 533     XVADDDP_OPCODE = (60u << OPCODE_SHIFT |   96u << 3),
 534     XVSUBDP_OPCODE = (60u << OPCODE_SHIFT |  104u << 3),
 535     XVMULSP_OPCODE = (60u << OPCODE_SHIFT |   80u << 3),
 536     XVMULDP_OPCODE = (60u << OPCODE_SHIFT |  112u << 3),
 537 
 538     // Deliver A Random Number (introduced with POWER9)
 539     DARN_OPCODE    = (31u << OPCODE_SHIFT |  755u << 1),
 540 
 541     // Vector Permute and Formatting
 542     VPKPX_OPCODE   = (4u  << OPCODE_SHIFT |  782u     ),
 543     VPKSHSS_OPCODE = (4u  << OPCODE_SHIFT |  398u     ),
 544     VPKSWSS_OPCODE = (4u  << OPCODE_SHIFT |  462u     ),
 545     VPKSHUS_OPCODE = (4u  << OPCODE_SHIFT |  270u     ),
 546     VPKSWUS_OPCODE = (4u  << OPCODE_SHIFT |  334u     ),
 547     VPKUHUM_OPCODE = (4u  << OPCODE_SHIFT |   14u     ),
 548     VPKUWUM_OPCODE = (4u  << OPCODE_SHIFT |   78u     ),
 549     VPKUHUS_OPCODE = (4u  << OPCODE_SHIFT |  142u     ),
 550     VPKUWUS_OPCODE = (4u  << OPCODE_SHIFT |  206u     ),
 551     VUPKHPX_OPCODE = (4u  << OPCODE_SHIFT |  846u     ),
 552     VUPKHSB_OPCODE = (4u  << OPCODE_SHIFT |  526u     ),
 553     VUPKHSH_OPCODE = (4u  << OPCODE_SHIFT |  590u     ),
 554     VUPKLPX_OPCODE = (4u  << OPCODE_SHIFT |  974u     ),
 555     VUPKLSB_OPCODE = (4u  << OPCODE_SHIFT |  654u     ),
 556     VUPKLSH_OPCODE = (4u  << OPCODE_SHIFT |  718u     ),
 557 
 558     VMRGHB_OPCODE  = (4u  << OPCODE_SHIFT |   12u     ),
 559     VMRGHW_OPCODE  = (4u  << OPCODE_SHIFT |  140u     ),
 560     VMRGHH_OPCODE  = (4u  << OPCODE_SHIFT |   76u     ),
 561     VMRGLB_OPCODE  = (4u  << OPCODE_SHIFT |  268u     ),
 562     VMRGLW_OPCODE  = (4u  << OPCODE_SHIFT |  396u     ),
 563     VMRGLH_OPCODE  = (4u  << OPCODE_SHIFT |  332u     ),
 564 
 565     VSPLT_OPCODE   = (4u  << OPCODE_SHIFT |  524u     ),
 566     VSPLTH_OPCODE  = (4u  << OPCODE_SHIFT |  588u     ),
 567     VSPLTW_OPCODE  = (4u  << OPCODE_SHIFT |  652u     ),
 568     VSPLTISB_OPCODE= (4u  << OPCODE_SHIFT |  780u     ),
 569     VSPLTISH_OPCODE= (4u  << OPCODE_SHIFT |  844u     ),
 570     VSPLTISW_OPCODE= (4u  << OPCODE_SHIFT |  908u     ),
 571 
 572     VPERM_OPCODE   = (4u  << OPCODE_SHIFT |   43u     ),
 573     VSEL_OPCODE    = (4u  << OPCODE_SHIFT |   42u     ),
 574 
 575     VSL_OPCODE     = (4u  << OPCODE_SHIFT |  452u     ),
 576     VSLDOI_OPCODE  = (4u  << OPCODE_SHIFT |   44u     ),
 577     VSLO_OPCODE    = (4u  << OPCODE_SHIFT | 1036u     ),
 578     VSR_OPCODE     = (4u  << OPCODE_SHIFT |  708u     ),
 579     VSRO_OPCODE    = (4u  << OPCODE_SHIFT | 1100u     ),
 580 
 581     // Vector Integer
 582     VADDCUW_OPCODE = (4u  << OPCODE_SHIFT |  384u     ),
 583     VADDSHS_OPCODE = (4u  << OPCODE_SHIFT |  832u     ),
 584     VADDSBS_OPCODE = (4u  << OPCODE_SHIFT |  768u     ),
 585     VADDSWS_OPCODE = (4u  << OPCODE_SHIFT |  896u     ),
 586     VADDUBM_OPCODE = (4u  << OPCODE_SHIFT |    0u     ),
 587     VADDUWM_OPCODE = (4u  << OPCODE_SHIFT |  128u     ),
 588     VADDUHM_OPCODE = (4u  << OPCODE_SHIFT |   64u     ),
 589     VADDUDM_OPCODE = (4u  << OPCODE_SHIFT |  192u     ),
 590     VADDUBS_OPCODE = (4u  << OPCODE_SHIFT |  512u     ),
 591     VADDUWS_OPCODE = (4u  << OPCODE_SHIFT |  640u     ),
 592     VADDUHS_OPCODE = (4u  << OPCODE_SHIFT |  576u     ),
 593     VADDFP_OPCODE  = (4u  << OPCODE_SHIFT |   10u     ),
 594     VSUBCUW_OPCODE = (4u  << OPCODE_SHIFT | 1408u     ),
 595     VSUBSHS_OPCODE = (4u  << OPCODE_SHIFT | 1856u     ),
 596     VSUBSBS_OPCODE = (4u  << OPCODE_SHIFT | 1792u     ),
 597     VSUBSWS_OPCODE = (4u  << OPCODE_SHIFT | 1920u     ),
 598     VSUBUBM_OPCODE = (4u  << OPCODE_SHIFT | 1024u     ),
 599     VSUBUWM_OPCODE = (4u  << OPCODE_SHIFT | 1152u     ),
 600     VSUBUHM_OPCODE = (4u  << OPCODE_SHIFT | 1088u     ),
 601     VSUBUDM_OPCODE = (4u  << OPCODE_SHIFT | 1216u     ),
 602     VSUBUBS_OPCODE = (4u  << OPCODE_SHIFT | 1536u     ),
 603     VSUBUWS_OPCODE = (4u  << OPCODE_SHIFT | 1664u     ),
 604     VSUBUHS_OPCODE = (4u  << OPCODE_SHIFT | 1600u     ),
 605     VSUBFP_OPCODE  = (4u  << OPCODE_SHIFT |   74u     ),
 606 
 607     VMULESB_OPCODE = (4u  << OPCODE_SHIFT |  776u     ),
 608     VMULEUB_OPCODE = (4u  << OPCODE_SHIFT |  520u     ),
 609     VMULESH_OPCODE = (4u  << OPCODE_SHIFT |  840u     ),
 610     VMULEUH_OPCODE = (4u  << OPCODE_SHIFT |  584u     ),
 611     VMULOSB_OPCODE = (4u  << OPCODE_SHIFT |  264u     ),
 612     VMULOUB_OPCODE = (4u  << OPCODE_SHIFT |    8u     ),
 613     VMULOSH_OPCODE = (4u  << OPCODE_SHIFT |  328u     ),
 614     VMULOSW_OPCODE = (4u  << OPCODE_SHIFT |  392u     ),
 615     VMULOUH_OPCODE = (4u  << OPCODE_SHIFT |   72u     ),
 616     VMULUWM_OPCODE = (4u  << OPCODE_SHIFT |  137u     ),
 617     VMHADDSHS_OPCODE=(4u  << OPCODE_SHIFT |   32u     ),
 618     VMHRADDSHS_OPCODE=(4u << OPCODE_SHIFT |   33u     ),
 619     VMLADDUHM_OPCODE=(4u  << OPCODE_SHIFT |   34u     ),
 620     VMSUBUHM_OPCODE= (4u  << OPCODE_SHIFT |   36u     ),
 621     VMSUMMBM_OPCODE= (4u  << OPCODE_SHIFT |   37u     ),
 622     VMSUMSHM_OPCODE= (4u  << OPCODE_SHIFT |   40u     ),
 623     VMSUMSHS_OPCODE= (4u  << OPCODE_SHIFT |   41u     ),
 624     VMSUMUHM_OPCODE= (4u  << OPCODE_SHIFT |   38u     ),
 625     VMSUMUHS_OPCODE= (4u  << OPCODE_SHIFT |   39u     ),
 626     VMADDFP_OPCODE = (4u  << OPCODE_SHIFT |   46u     ),
 627 
 628     VSUMSWS_OPCODE = (4u  << OPCODE_SHIFT | 1928u     ),
 629     VSUM2SWS_OPCODE= (4u  << OPCODE_SHIFT | 1672u     ),
 630     VSUM4SBS_OPCODE= (4u  << OPCODE_SHIFT | 1800u     ),
 631     VSUM4UBS_OPCODE= (4u  << OPCODE_SHIFT | 1544u     ),
 632     VSUM4SHS_OPCODE= (4u  << OPCODE_SHIFT | 1608u     ),
 633 
 634     VAVGSB_OPCODE  = (4u  << OPCODE_SHIFT | 1282u     ),
 635     VAVGSW_OPCODE  = (4u  << OPCODE_SHIFT | 1410u     ),
 636     VAVGSH_OPCODE  = (4u  << OPCODE_SHIFT | 1346u     ),
 637     VAVGUB_OPCODE  = (4u  << OPCODE_SHIFT | 1026u     ),
 638     VAVGUW_OPCODE  = (4u  << OPCODE_SHIFT | 1154u     ),
 639     VAVGUH_OPCODE  = (4u  << OPCODE_SHIFT | 1090u     ),
 640 
 641     VMAXSB_OPCODE  = (4u  << OPCODE_SHIFT |  258u     ),
 642     VMAXSW_OPCODE  = (4u  << OPCODE_SHIFT |  386u     ),
 643     VMAXSH_OPCODE  = (4u  << OPCODE_SHIFT |  322u     ),
 644     VMAXUB_OPCODE  = (4u  << OPCODE_SHIFT |    2u     ),
 645     VMAXUW_OPCODE  = (4u  << OPCODE_SHIFT |  130u     ),
 646     VMAXUH_OPCODE  = (4u  << OPCODE_SHIFT |   66u     ),
 647     VMINSB_OPCODE  = (4u  << OPCODE_SHIFT |  770u     ),
 648     VMINSW_OPCODE  = (4u  << OPCODE_SHIFT |  898u     ),
 649     VMINSH_OPCODE  = (4u  << OPCODE_SHIFT |  834u     ),
 650     VMINUB_OPCODE  = (4u  << OPCODE_SHIFT |  514u     ),
 651     VMINUW_OPCODE  = (4u  << OPCODE_SHIFT |  642u     ),
 652     VMINUH_OPCODE  = (4u  << OPCODE_SHIFT |  578u     ),
 653 
 654     VCMPEQUB_OPCODE= (4u  << OPCODE_SHIFT |    6u     ),
 655     VCMPEQUH_OPCODE= (4u  << OPCODE_SHIFT |   70u     ),
 656     VCMPEQUW_OPCODE= (4u  << OPCODE_SHIFT |  134u     ),
 657     VCMPGTSH_OPCODE= (4u  << OPCODE_SHIFT |  838u     ),
 658     VCMPGTSB_OPCODE= (4u  << OPCODE_SHIFT |  774u     ),
 659     VCMPGTSW_OPCODE= (4u  << OPCODE_SHIFT |  902u     ),
 660     VCMPGTUB_OPCODE= (4u  << OPCODE_SHIFT |  518u     ),
 661     VCMPGTUH_OPCODE= (4u  << OPCODE_SHIFT |  582u     ),
 662     VCMPGTUW_OPCODE= (4u  << OPCODE_SHIFT |  646u     ),
 663 
 664     VAND_OPCODE    = (4u  << OPCODE_SHIFT | 1028u     ),
 665     VANDC_OPCODE   = (4u  << OPCODE_SHIFT | 1092u     ),
 666     VNOR_OPCODE    = (4u  << OPCODE_SHIFT | 1284u     ),
 667     VOR_OPCODE     = (4u  << OPCODE_SHIFT | 1156u     ),
 668     VXOR_OPCODE    = (4u  << OPCODE_SHIFT | 1220u     ),
 669     VRLD_OPCODE    = (4u  << OPCODE_SHIFT |  196u     ),
 670     VRLB_OPCODE    = (4u  << OPCODE_SHIFT |    4u     ),
 671     VRLW_OPCODE    = (4u  << OPCODE_SHIFT |  132u     ),
 672     VRLH_OPCODE    = (4u  << OPCODE_SHIFT |   68u     ),
 673     VSLB_OPCODE    = (4u  << OPCODE_SHIFT |  260u     ),
 674     VSKW_OPCODE    = (4u  << OPCODE_SHIFT |  388u     ),
 675     VSLH_OPCODE    = (4u  << OPCODE_SHIFT |  324u     ),
 676     VSRB_OPCODE    = (4u  << OPCODE_SHIFT |  516u     ),
 677     VSRW_OPCODE    = (4u  << OPCODE_SHIFT |  644u     ),
 678     VSRH_OPCODE    = (4u  << OPCODE_SHIFT |  580u     ),
 679     VSRAB_OPCODE   = (4u  << OPCODE_SHIFT |  772u     ),
 680     VSRAW_OPCODE   = (4u  << OPCODE_SHIFT |  900u     ),
 681     VSRAH_OPCODE   = (4u  << OPCODE_SHIFT |  836u     ),
 682     VPOPCNTW_OPCODE= (4u  << OPCODE_SHIFT | 1923u     ),
 683 
 684     // Vector Floating-Point
 685     // not implemented yet
 686 
 687     // Vector Status and Control
 688     MTVSCR_OPCODE  = (4u  << OPCODE_SHIFT | 1604u     ),
 689     MFVSCR_OPCODE  = (4u  << OPCODE_SHIFT | 1540u     ),
 690 
 691     // AES (introduced with Power 8)
 692     VCIPHER_OPCODE      = (4u  << OPCODE_SHIFT | 1288u),
 693     VCIPHERLAST_OPCODE  = (4u  << OPCODE_SHIFT | 1289u),
 694     VNCIPHER_OPCODE     = (4u  << OPCODE_SHIFT | 1352u),
 695     VNCIPHERLAST_OPCODE = (4u  << OPCODE_SHIFT | 1353u),
 696     VSBOX_OPCODE        = (4u  << OPCODE_SHIFT | 1480u),
 697 
 698     // SHA (introduced with Power 8)
 699     VSHASIGMAD_OPCODE   = (4u  << OPCODE_SHIFT | 1730u),
 700     VSHASIGMAW_OPCODE   = (4u  << OPCODE_SHIFT | 1666u),
 701 
 702     // Vector Binary Polynomial Multiplication (introduced with Power 8)
 703     VPMSUMB_OPCODE      = (4u  << OPCODE_SHIFT | 1032u),
 704     VPMSUMD_OPCODE      = (4u  << OPCODE_SHIFT | 1224u),
 705     VPMSUMH_OPCODE      = (4u  << OPCODE_SHIFT | 1096u),
 706     VPMSUMW_OPCODE      = (4u  << OPCODE_SHIFT | 1160u),
 707 
 708     // Vector Permute and Xor (introduced with Power 8)
 709     VPERMXOR_OPCODE     = (4u  << OPCODE_SHIFT |   45u),
 710 
 711     // Transactional Memory instructions (introduced with Power 8)
 712     TBEGIN_OPCODE    = (31u << OPCODE_SHIFT |  654u << 1),
 713     TEND_OPCODE      = (31u << OPCODE_SHIFT |  686u << 1),
 714     TABORT_OPCODE    = (31u << OPCODE_SHIFT |  910u << 1),
 715     TABORTWC_OPCODE  = (31u << OPCODE_SHIFT |  782u << 1),
 716     TABORTWCI_OPCODE = (31u << OPCODE_SHIFT |  846u << 1),
 717     TABORTDC_OPCODE  = (31u << OPCODE_SHIFT |  814u << 1),
 718     TABORTDCI_OPCODE = (31u << OPCODE_SHIFT |  878u << 1),
 719     TSR_OPCODE       = (31u << OPCODE_SHIFT |  750u << 1),
 720     TCHECK_OPCODE    = (31u << OPCODE_SHIFT |  718u << 1),
 721 
 722     // Icache and dcache related instructions
 723     DCBA_OPCODE    = (31u << OPCODE_SHIFT |  758u << 1),
 724     DCBZ_OPCODE    = (31u << OPCODE_SHIFT | 1014u << 1),
 725     DCBST_OPCODE   = (31u << OPCODE_SHIFT |   54u << 1),
 726     DCBF_OPCODE    = (31u << OPCODE_SHIFT |   86u << 1),
 727 
 728     DCBT_OPCODE    = (31u << OPCODE_SHIFT |  278u << 1),
 729     DCBTST_OPCODE  = (31u << OPCODE_SHIFT |  246u << 1),
 730     ICBI_OPCODE    = (31u << OPCODE_SHIFT |  982u << 1),
 731 
 732     // Instruction synchronization
 733     ISYNC_OPCODE   = (19u << OPCODE_SHIFT |  150u << 1),
 734     // Memory barriers
 735     SYNC_OPCODE    = (31u << OPCODE_SHIFT |  598u << 1),
 736     EIEIO_OPCODE   = (31u << OPCODE_SHIFT |  854u << 1),
 737 
 738     // Wait instructions for polling.
 739     WAIT_OPCODE    = (31u << OPCODE_SHIFT |   62u << 1),
 740 
 741     // Trap instructions
 742     TDI_OPCODE     = (2u  << OPCODE_SHIFT),
 743     TWI_OPCODE     = (3u  << OPCODE_SHIFT),
 744     TD_OPCODE      = (31u << OPCODE_SHIFT |   68u << 1),
 745     TW_OPCODE      = (31u << OPCODE_SHIFT |    4u << 1),
 746 
 747     // Atomics.
 748     LBARX_OPCODE   = (31u << OPCODE_SHIFT |   52u << 1),
 749     LHARX_OPCODE   = (31u << OPCODE_SHIFT |  116u << 1),
 750     LWARX_OPCODE   = (31u << OPCODE_SHIFT |   20u << 1),
 751     LDARX_OPCODE   = (31u << OPCODE_SHIFT |   84u << 1),
 752     LQARX_OPCODE   = (31u << OPCODE_SHIFT |  276u << 1),
 753     STBCX_OPCODE   = (31u << OPCODE_SHIFT |  694u << 1),
 754     STHCX_OPCODE   = (31u << OPCODE_SHIFT |  726u << 1),
 755     STWCX_OPCODE   = (31u << OPCODE_SHIFT |  150u << 1),
 756     STDCX_OPCODE   = (31u << OPCODE_SHIFT |  214u << 1),
 757     STQCX_OPCODE   = (31u << OPCODE_SHIFT |  182u << 1)
 758 
 759   };
 760 
 761   // Trap instructions TO bits
 762   enum trap_to_bits {
 763     // single bits
 764     traptoLessThanSigned      = 1 << 4, // 0, left end
 765     traptoGreaterThanSigned   = 1 << 3,
 766     traptoEqual               = 1 << 2,
 767     traptoLessThanUnsigned    = 1 << 1,
 768     traptoGreaterThanUnsigned = 1 << 0, // 4, right end
 769 
 770     // compound ones
 771     traptoUnconditional       = (traptoLessThanSigned |
 772                                  traptoGreaterThanSigned |
 773                                  traptoEqual |
 774                                  traptoLessThanUnsigned |
 775                                  traptoGreaterThanUnsigned)
 776   };
 777 
 778   // Branch hints BH field
 779   enum branch_hint_bh {
 780     // bclr cases:
 781     bhintbhBCLRisReturn            = 0,
 782     bhintbhBCLRisNotReturnButSame  = 1,
 783     bhintbhBCLRisNotPredictable    = 3,
 784 
 785     // bcctr cases:
 786     bhintbhBCCTRisNotReturnButSame = 0,
 787     bhintbhBCCTRisNotPredictable   = 3
 788   };
 789 
 790   // Branch prediction hints AT field
 791   enum branch_hint_at {
 792     bhintatNoHint     = 0,  // at=00
 793     bhintatIsNotTaken = 2,  // at=10
 794     bhintatIsTaken    = 3   // at=11
 795   };
 796 
 797   // Branch prediction hints
 798   enum branch_hint_concept {
 799     // Use the same encoding as branch_hint_at to simply code.
 800     bhintNoHint       = bhintatNoHint,
 801     bhintIsNotTaken   = bhintatIsNotTaken,
 802     bhintIsTaken      = bhintatIsTaken
 803   };
 804 
 805   // Used in BO field of branch instruction.
 806   enum branch_condition {
 807     bcondCRbiIs0      =  4, // bo=001at
 808     bcondCRbiIs1      = 12, // bo=011at
 809     bcondAlways       = 20  // bo=10100
 810   };
 811 
 812   // Branch condition with combined prediction hints.
 813   enum branch_condition_with_hint {
 814     bcondCRbiIs0_bhintNoHint     = bcondCRbiIs0 | bhintatNoHint,
 815     bcondCRbiIs0_bhintIsNotTaken = bcondCRbiIs0 | bhintatIsNotTaken,
 816     bcondCRbiIs0_bhintIsTaken    = bcondCRbiIs0 | bhintatIsTaken,
 817     bcondCRbiIs1_bhintNoHint     = bcondCRbiIs1 | bhintatNoHint,
 818     bcondCRbiIs1_bhintIsNotTaken = bcondCRbiIs1 | bhintatIsNotTaken,
 819     bcondCRbiIs1_bhintIsTaken    = bcondCRbiIs1 | bhintatIsTaken,
 820   };
 821 
 822   // Elemental Memory Barriers (>=Power 8)
 823   enum Elemental_Membar_mask_bits {
 824     StoreStore = 1 << 0,
 825     StoreLoad  = 1 << 1,
 826     LoadStore  = 1 << 2,
 827     LoadLoad   = 1 << 3
 828   };
 829 
 830   // Branch prediction hints.
 831   inline static int add_bhint_to_boint(const int bhint, const int boint) {
 832     switch (boint) {
 833       case bcondCRbiIs0:
 834       case bcondCRbiIs1:
 835         // branch_hint and branch_hint_at have same encodings
 836         assert(   (int)bhintNoHint     == (int)bhintatNoHint
 837                && (int)bhintIsNotTaken == (int)bhintatIsNotTaken
 838                && (int)bhintIsTaken    == (int)bhintatIsTaken,
 839                "wrong encodings");
 840         assert((bhint & 0x03) == bhint, "wrong encodings");
 841         return (boint & ~0x03) | bhint;
 842       case bcondAlways:
 843         // no branch_hint
 844         return boint;
 845       default:
 846         ShouldNotReachHere();
 847         return 0;
 848     }
 849   }
 850 
 851   // Extract bcond from boint.
 852   inline static int inv_boint_bcond(const int boint) {
 853     int r_bcond = boint & ~0x03;
 854     assert(r_bcond == bcondCRbiIs0 ||
 855            r_bcond == bcondCRbiIs1 ||
 856            r_bcond == bcondAlways,
 857            "bad branch condition");
 858     return r_bcond;
 859   }
 860 
 861   // Extract bhint from boint.
 862   inline static int inv_boint_bhint(const int boint) {
 863     int r_bhint = boint & 0x03;
 864     assert(r_bhint == bhintatNoHint ||
 865            r_bhint == bhintatIsNotTaken ||
 866            r_bhint == bhintatIsTaken,
 867            "bad branch hint");
 868     return r_bhint;
 869   }
 870 
 871   // Calculate opposite of given bcond.
 872   inline static int opposite_bcond(const int bcond) {
 873     switch (bcond) {
 874       case bcondCRbiIs0:
 875         return bcondCRbiIs1;
 876       case bcondCRbiIs1:
 877         return bcondCRbiIs0;
 878       default:
 879         ShouldNotReachHere();
 880         return 0;
 881     }
 882   }
 883 
 884   // Calculate opposite of given bhint.
 885   inline static int opposite_bhint(const int bhint) {
 886     switch (bhint) {
 887       case bhintatNoHint:
 888         return bhintatNoHint;
 889       case bhintatIsNotTaken:
 890         return bhintatIsTaken;
 891       case bhintatIsTaken:
 892         return bhintatIsNotTaken;
 893       default:
 894         ShouldNotReachHere();
 895         return 0;
 896     }
 897   }
 898 
 899   // PPC branch instructions
 900   enum ppcops {
 901     b_op    = 18,
 902     bc_op   = 16,
 903     bcr_op  = 19
 904   };
 905 
 906   enum Condition {
 907     negative         = 0,
 908     less             = 0,
 909     positive         = 1,
 910     greater          = 1,
 911     zero             = 2,
 912     equal            = 2,
 913     summary_overflow = 3,
 914   };
 915 
 916  public:
 917   // Helper functions for groups of instructions
 918 
 919   enum Predict { pt = 1, pn = 0 }; // pt = predict taken
 920 
 921   // Instruction must start at passed address.
 922   static int instr_len(unsigned char *instr) { return BytesPerInstWord; }
 923 
 924   // longest instructions
 925   static int instr_maxlen() { return BytesPerInstWord; }
 926 
 927   // Test if x is within signed immediate range for nbits.
 928   static bool is_simm(int x, unsigned int nbits) {
 929     assert(0 < nbits && nbits < 32, "out of bounds");
 930     const int   min      = -(((int)1) << nbits-1);
 931     const int   maxplus1 =  (((int)1) << nbits-1);
 932     return min <= x && x < maxplus1;
 933   }
 934 
 935   static bool is_simm(jlong x, unsigned int nbits) {
 936     assert(0 < nbits && nbits < 64, "out of bounds");
 937     const jlong min      = -(((jlong)1) << nbits-1);
 938     const jlong maxplus1 =  (((jlong)1) << nbits-1);
 939     return min <= x && x < maxplus1;
 940   }
 941 
 942   // Test if x is within unsigned immediate range for nbits.
 943   static bool is_uimm(int x, unsigned int nbits) {
 944     assert(0 < nbits && nbits < 32, "out of bounds");
 945     const unsigned int maxplus1 = (((unsigned int)1) << nbits);
 946     return (unsigned int)x < maxplus1;
 947   }
 948 
 949   static bool is_uimm(jlong x, unsigned int nbits) {
 950     assert(0 < nbits && nbits < 64, "out of bounds");
 951     const julong maxplus1 = (((julong)1) << nbits);
 952     return (julong)x < maxplus1;
 953   }
 954 
 955  protected:
 956   // helpers
 957 
 958   // X is supposed to fit in a field "nbits" wide
 959   // and be sign-extended. Check the range.
 960   static void assert_signed_range(intptr_t x, int nbits) {
 961     assert(nbits == 32 || (-(1 << nbits-1) <= x && x < (1 << nbits-1)),
 962            "value out of range");
 963   }
 964 
 965   static void assert_signed_word_disp_range(intptr_t x, int nbits) {
 966     assert((x & 3) == 0, "not word aligned");
 967     assert_signed_range(x, nbits + 2);
 968   }
 969 
 970   static void assert_unsigned_const(int x, int nbits) {
 971     assert(juint(x) < juint(1 << nbits), "unsigned constant out of range");
 972   }
 973 
 974   static int fmask(juint hi_bit, juint lo_bit) {
 975     assert(hi_bit >= lo_bit && hi_bit < 32, "bad bits");
 976     return (1 << ( hi_bit-lo_bit + 1 )) - 1;
 977   }
 978 
 979   // inverse of u_field
 980   static int inv_u_field(int x, int hi_bit, int lo_bit) {
 981     juint r = juint(x) >> lo_bit;
 982     r &= fmask(hi_bit, lo_bit);
 983     return int(r);
 984   }
 985 
 986   // signed version: extract from field and sign-extend
 987   static int inv_s_field_ppc(int x, int hi_bit, int lo_bit) {
 988     x = x << (31-hi_bit);
 989     x = x >> (31-hi_bit+lo_bit);
 990     return x;
 991   }
 992 
 993   static int u_field(int x, int hi_bit, int lo_bit) {
 994     assert((x & ~fmask(hi_bit, lo_bit)) == 0, "value out of range");
 995     int r = x << lo_bit;
 996     assert(inv_u_field(r, hi_bit, lo_bit) == x, "just checking");
 997     return r;
 998   }
 999 
1000   // Same as u_field for signed values
1001   static int s_field(int x, int hi_bit, int lo_bit) {
1002     int nbits = hi_bit - lo_bit + 1;
1003     assert(nbits == 32 || (-(1 << nbits-1) <= x && x < (1 << nbits-1)),
1004       "value out of range");
1005     x &= fmask(hi_bit, lo_bit);
1006     int r = x << lo_bit;
1007     return r;
1008   }
1009 
1010   // inv_op for ppc instructions
1011   static int inv_op_ppc(int x) { return inv_u_field(x, 31, 26); }
1012 
1013   // Determine target address from li, bd field of branch instruction.
1014   static intptr_t inv_li_field(int x) {
1015     intptr_t r = inv_s_field_ppc(x, 25, 2);
1016     r = (r << 2);
1017     return r;
1018   }
1019   static intptr_t inv_bd_field(int x, intptr_t pos) {
1020     intptr_t r = inv_s_field_ppc(x, 15, 2);
1021     r = (r << 2) + pos;
1022     return r;
1023   }
1024 
1025   #define inv_opp_u_field(x, hi_bit, lo_bit) inv_u_field(x, 31-(lo_bit), 31-(hi_bit))
1026   #define inv_opp_s_field(x, hi_bit, lo_bit) inv_s_field_ppc(x, 31-(lo_bit), 31-(hi_bit))
1027   // Extract instruction fields from instruction words.
1028  public:
1029   static int inv_ra_field(int x)  { return inv_opp_u_field(x, 15, 11); }
1030   static int inv_rb_field(int x)  { return inv_opp_u_field(x, 20, 16); }
1031   static int inv_rt_field(int x)  { return inv_opp_u_field(x, 10,  6); }
1032   static int inv_rta_field(int x) { return inv_opp_u_field(x, 15, 11); }
1033   static int inv_rs_field(int x)  { return inv_opp_u_field(x, 10,  6); }
1034   // Ds uses opp_s_field(x, 31, 16), but lowest 2 bits must be 0.
1035   // Inv_ds_field uses range (x, 29, 16) but shifts by 2 to ensure that lowest bits are 0.
1036   static int inv_ds_field(int x)  { return inv_opp_s_field(x, 29, 16) << 2; }
1037   static int inv_d1_field(int x)  { return inv_opp_s_field(x, 31, 16); }
1038   static int inv_si_field(int x)  { return inv_opp_s_field(x, 31, 16); }
1039   static int inv_to_field(int x)  { return inv_opp_u_field(x, 10, 6);  }
1040   static int inv_lk_field(int x)  { return inv_opp_u_field(x, 31, 31); }
1041   static int inv_bo_field(int x)  { return inv_opp_u_field(x, 10,  6); }
1042   static int inv_bi_field(int x)  { return inv_opp_u_field(x, 15, 11); }
1043 
1044   #define opp_u_field(x, hi_bit, lo_bit) u_field(x, 31-(lo_bit), 31-(hi_bit))
1045   #define opp_s_field(x, hi_bit, lo_bit) s_field(x, 31-(lo_bit), 31-(hi_bit))
1046 
1047   // instruction fields
1048   static int aa(       int         x)  { return  opp_u_field(x,             30, 30); }
1049   static int ba(       int         x)  { return  opp_u_field(x,             15, 11); }
1050   static int bb(       int         x)  { return  opp_u_field(x,             20, 16); }
1051   static int bc(       int         x)  { return  opp_u_field(x,             25, 21); }
1052   static int bd(       int         x)  { return  opp_s_field(x,             29, 16); }
1053   static int bf( ConditionRegister cr) { return  bf(cr->encoding()); }
1054   static int bf(       int         x)  { return  opp_u_field(x,              8,  6); }
1055   static int bfa(ConditionRegister cr) { return  bfa(cr->encoding()); }
1056   static int bfa(      int         x)  { return  opp_u_field(x,             13, 11); }
1057   static int bh(       int         x)  { return  opp_u_field(x,             20, 19); }
1058   static int bi(       int         x)  { return  opp_u_field(x,             15, 11); }
1059   static int bi0(ConditionRegister cr, Condition c) { return (cr->encoding() << 2) | c; }
1060   static int bo(       int         x)  { return  opp_u_field(x,             10,  6); }
1061   static int bt(       int         x)  { return  opp_u_field(x,             10,  6); }
1062   static int d1(       int         x)  { return  opp_s_field(x,             31, 16); }
1063   static int ds(       int         x)  { assert((x & 0x3) == 0, "unaligned offset"); return opp_s_field(x, 31, 16); }
1064   static int eh(       int         x)  { return  opp_u_field(x,             31, 31); }
1065   static int flm(      int         x)  { return  opp_u_field(x,             14,  7); }
1066   static int fra(    FloatRegister r)  { return  fra(r->encoding());}
1067   static int frb(    FloatRegister r)  { return  frb(r->encoding());}
1068   static int frc(    FloatRegister r)  { return  frc(r->encoding());}
1069   static int frs(    FloatRegister r)  { return  frs(r->encoding());}
1070   static int frt(    FloatRegister r)  { return  frt(r->encoding());}
1071   static int fra(      int         x)  { return  opp_u_field(x,             15, 11); }
1072   static int frb(      int         x)  { return  opp_u_field(x,             20, 16); }
1073   static int frc(      int         x)  { return  opp_u_field(x,             25, 21); }
1074   static int frs(      int         x)  { return  opp_u_field(x,             10,  6); }
1075   static int frt(      int         x)  { return  opp_u_field(x,             10,  6); }
1076   static int fxm(      int         x)  { return  opp_u_field(x,             19, 12); }
1077   static int l10(      int         x)  { return  opp_u_field(x,             10, 10); }
1078   static int l14(      int         x)  { return  opp_u_field(x,             15, 14); }
1079   static int l15(      int         x)  { return  opp_u_field(x,             15, 15); }
1080   static int l910(     int         x)  { return  opp_u_field(x,             10,  9); }
1081   static int e1215(    int         x)  { return  opp_u_field(x,             15, 12); }
1082   static int lev(      int         x)  { return  opp_u_field(x,             26, 20); }
1083   static int li(       int         x)  { return  opp_s_field(x,             29,  6); }
1084   static int lk(       int         x)  { return  opp_u_field(x,             31, 31); }
1085   static int mb2125(   int         x)  { return  opp_u_field(x,             25, 21); }
1086   static int me2630(   int         x)  { return  opp_u_field(x,             30, 26); }
1087   static int mb2126(   int         x)  { return  opp_u_field(((x & 0x1f) << 1) | ((x & 0x20) >> 5), 26, 21); }
1088   static int me2126(   int         x)  { return  mb2126(x); }
1089   static int nb(       int         x)  { return  opp_u_field(x,             20, 16); }
1090   //static int opcd(   int         x)  { return  opp_u_field(x,              5,  0); } // is contained in our opcodes
1091   static int oe(       int         x)  { return  opp_u_field(x,             21, 21); }
1092   static int ra(       Register    r)  { return  ra(r->encoding()); }
1093   static int ra(       int         x)  { return  opp_u_field(x,             15, 11); }
1094   static int rb(       Register    r)  { return  rb(r->encoding()); }
1095   static int rb(       int         x)  { return  opp_u_field(x,             20, 16); }
1096   static int rc(       int         x)  { return  opp_u_field(x,             31, 31); }
1097   static int rs(       Register    r)  { return  rs(r->encoding()); }
1098   static int rs(       int         x)  { return  opp_u_field(x,             10,  6); }
1099   // we don't want to use R0 in memory accesses, because it has value `0' then
1100   static int ra0mem(   Register    r)  { assert(r != R0, "cannot use register R0 in memory access"); return ra(r); }
1101   static int ra0mem(   int         x)  { assert(x != 0,  "cannot use register 0 in memory access");  return ra(x); }
1102 
1103   // register r is target
1104   static int rt(       Register    r)  { return rs(r); }
1105   static int rt(       int         x)  { return rs(x); }
1106   static int rta(      Register    r)  { return ra(r); }
1107   static int rta0mem(  Register    r)  { rta(r); return ra0mem(r); }
1108 
1109   static int sh1620(   int         x)  { return  opp_u_field(x,             20, 16); }
1110   static int sh30(     int         x)  { return  opp_u_field(x,             30, 30); }
1111   static int sh162030( int         x)  { return  sh1620(x & 0x1f) | sh30((x & 0x20) >> 5); }
1112   static int si(       int         x)  { return  opp_s_field(x,             31, 16); }
1113   static int spr(      int         x)  { return  opp_u_field(x,             20, 11); }
1114   static int sr(       int         x)  { return  opp_u_field(x,             15, 12); }
1115   static int tbr(      int         x)  { return  opp_u_field(x,             20, 11); }
1116   static int th(       int         x)  { return  opp_u_field(x,             10,  7); }
1117   static int thct(     int         x)  { assert((x&8) == 0, "must be valid cache specification");  return th(x); }
1118   static int thds(     int         x)  { assert((x&8) == 8, "must be valid stream specification"); return th(x); }
1119   static int to(       int         x)  { return  opp_u_field(x,             10,  6); }
1120   static int u(        int         x)  { return  opp_u_field(x,             19, 16); }
1121   static int ui(       int         x)  { return  opp_u_field(x,             31, 16); }
1122 
1123   // Support vector instructions for >= Power6.
1124   static int vra(      int         x)  { return  opp_u_field(x,             15, 11); }
1125   static int vrb(      int         x)  { return  opp_u_field(x,             20, 16); }
1126   static int vrc(      int         x)  { return  opp_u_field(x,             25, 21); }
1127   static int vrs(      int         x)  { return  opp_u_field(x,             10,  6); }
1128   static int vrt(      int         x)  { return  opp_u_field(x,             10,  6); }
1129 
1130   static int vra(   VectorRegister r)  { return  vra(r->encoding());}
1131   static int vrb(   VectorRegister r)  { return  vrb(r->encoding());}
1132   static int vrc(   VectorRegister r)  { return  vrc(r->encoding());}
1133   static int vrs(   VectorRegister r)  { return  vrs(r->encoding());}
1134   static int vrt(   VectorRegister r)  { return  vrt(r->encoding());}
1135 
1136   // Only used on SHA sigma instructions (VX-form)
1137   static int vst(      int         x)  { return  opp_u_field(x,             16, 16); }
1138   static int vsix(     int         x)  { return  opp_u_field(x,             20, 17); }
1139 
1140   // Support Vector-Scalar (VSX) instructions.
1141   static int vsra(      int         x)  { return  opp_u_field(x & 0x1F,     15, 11) | opp_u_field((x & 0x20) >> 5, 29, 29); }
1142   static int vsrb(      int         x)  { return  opp_u_field(x & 0x1F,     20, 16) | opp_u_field((x & 0x20) >> 5, 30, 30); }
1143   static int vsrs(      int         x)  { return  opp_u_field(x & 0x1F,     10,  6) | opp_u_field((x & 0x20) >> 5, 31, 31); }
1144   static int vsrt(      int         x)  { return  vsrs(x); }
1145   static int vsdm(      int         x)  { return  opp_u_field(x,            23, 22); }
1146 
1147   static int vsra(   VectorSRegister r)  { return  vsra(r->encoding());}
1148   static int vsrb(   VectorSRegister r)  { return  vsrb(r->encoding());}
1149   static int vsrs(   VectorSRegister r)  { return  vsrs(r->encoding());}
1150   static int vsrt(   VectorSRegister r)  { return  vsrt(r->encoding());}
1151 
1152   static int vsplt_uim( int        x)  { return  opp_u_field(x,             15, 12); } // for vsplt* instructions
1153   static int vsplti_sim(int        x)  { return  opp_u_field(x,             15, 11); } // for vsplti* instructions
1154   static int vsldoi_shb(int        x)  { return  opp_u_field(x,             25, 22); } // for vsldoi instruction
1155   static int vcmp_rc(   int        x)  { return  opp_u_field(x,             21, 21); } // for vcmp* instructions
1156   static int xxsplt_uim(int        x)  { return  opp_u_field(x,             15, 14); } // for xxsplt* instructions
1157 
1158   //static int xo1(     int        x)  { return  opp_u_field(x,             29, 21); }// is contained in our opcodes
1159   //static int xo2(     int        x)  { return  opp_u_field(x,             30, 21); }// is contained in our opcodes
1160   //static int xo3(     int        x)  { return  opp_u_field(x,             30, 22); }// is contained in our opcodes
1161   //static int xo4(     int        x)  { return  opp_u_field(x,             30, 26); }// is contained in our opcodes
1162   //static int xo5(     int        x)  { return  opp_u_field(x,             29, 27); }// is contained in our opcodes
1163   //static int xo6(     int        x)  { return  opp_u_field(x,             30, 27); }// is contained in our opcodes
1164   //static int xo7(     int        x)  { return  opp_u_field(x,             31, 30); }// is contained in our opcodes
1165 
1166  protected:
1167   // Compute relative address for branch.
1168   static intptr_t disp(intptr_t x, intptr_t off) {
1169     int xx = x - off;
1170     xx = xx >> 2;
1171     return xx;
1172   }
1173 
1174  public:
1175   // signed immediate, in low bits, nbits long
1176   static int simm(int x, int nbits) {
1177     assert_signed_range(x, nbits);
1178     return x & ((1 << nbits) - 1);
1179   }
1180 
1181   // unsigned immediate, in low bits, nbits long
1182   static int uimm(int x, int nbits) {
1183     assert_unsigned_const(x, nbits);
1184     return x & ((1 << nbits) - 1);
1185   }
1186 
1187   static void set_imm(int* instr, short s) {
1188     // imm is always in the lower 16 bits of the instruction,
1189     // so this is endian-neutral. Same for the get_imm below.
1190     uint32_t w = *(uint32_t *)instr;
1191     *instr = (int)((w & ~0x0000FFFF) | (s & 0x0000FFFF));
1192   }
1193 
1194   static int get_imm(address a, int instruction_number) {
1195     return (short)((int *)a)[instruction_number];
1196   }
1197 
1198   static inline int hi16_signed(  int x) { return (int)(int16_t)(x >> 16); }
1199   static inline int lo16_unsigned(int x) { return x & 0xffff; }
1200 
1201  protected:
1202 
1203   // Extract the top 32 bits in a 64 bit word.
1204   static int32_t hi32(int64_t x) {
1205     int32_t r = int32_t((uint64_t)x >> 32);
1206     return r;
1207   }
1208 
1209  public:
1210 
1211   static inline unsigned int align_addr(unsigned int addr, unsigned int a) {
1212     return ((addr + (a - 1)) & ~(a - 1));
1213   }
1214 
1215   static inline bool is_aligned(unsigned int addr, unsigned int a) {
1216     return (0 == addr % a);
1217   }
1218 
1219   void flush() {
1220     AbstractAssembler::flush();
1221   }
1222 
1223   inline void emit_int32(int);  // shadows AbstractAssembler::emit_int32
1224   inline void emit_data(int);
1225   inline void emit_data(int, RelocationHolder const&);
1226   inline void emit_data(int, relocInfo::relocType rtype);
1227 
1228   // Emit an address.
1229   inline address emit_addr(const address addr = NULL);
1230 
1231 #if !defined(ABI_ELFv2)
1232   // Emit a function descriptor with the specified entry point, TOC,
1233   // and ENV. If the entry point is NULL, the descriptor will point
1234   // just past the descriptor.
1235   // Use values from friend functions as defaults.
1236   inline address emit_fd(address entry = NULL,
1237                          address toc = (address) FunctionDescriptor::friend_toc,
1238                          address env = (address) FunctionDescriptor::friend_env);
1239 #endif
1240 
1241   /////////////////////////////////////////////////////////////////////////////////////
1242   // PPC instructions
1243   /////////////////////////////////////////////////////////////////////////////////////
1244 
1245   // Memory instructions use r0 as hard coded 0, e.g. to simulate loading
1246   // immediates. The normal instruction encoders enforce that r0 is not
1247   // passed to them. Use either extended mnemonics encoders or the special ra0
1248   // versions.
1249 
1250   // Issue an illegal instruction.
1251   inline void illtrap();
1252   static inline bool is_illtrap(int x);
1253 
1254   // PPC 1, section 3.3.8, Fixed-Point Arithmetic Instructions
1255   inline void addi( Register d, Register a, int si16);
1256   inline void addis(Register d, Register a, int si16);
1257  private:
1258   inline void addi_r0ok( Register d, Register a, int si16);
1259   inline void addis_r0ok(Register d, Register a, int si16);
1260  public:
1261   inline void addic_( Register d, Register a, int si16);
1262   inline void subfic( Register d, Register a, int si16);
1263   inline void add(    Register d, Register a, Register b);
1264   inline void add_(   Register d, Register a, Register b);
1265   inline void subf(   Register d, Register a, Register b);  // d = b - a    "Sub_from", as in ppc spec.
1266   inline void sub(    Register d, Register a, Register b);  // d = a - b    Swap operands of subf for readability.
1267   inline void subf_(  Register d, Register a, Register b);
1268   inline void addc(   Register d, Register a, Register b);
1269   inline void addc_(  Register d, Register a, Register b);
1270   inline void subfc(  Register d, Register a, Register b);
1271   inline void subfc_( Register d, Register a, Register b);
1272   inline void adde(   Register d, Register a, Register b);
1273   inline void adde_(  Register d, Register a, Register b);
1274   inline void subfe(  Register d, Register a, Register b);
1275   inline void subfe_( Register d, Register a, Register b);
1276   inline void addme(  Register d, Register a);
1277   inline void addme_( Register d, Register a);
1278   inline void subfme( Register d, Register a);
1279   inline void subfme_(Register d, Register a);
1280   inline void addze(  Register d, Register a);
1281   inline void addze_( Register d, Register a);
1282   inline void subfze( Register d, Register a);
1283   inline void subfze_(Register d, Register a);
1284   inline void neg(    Register d, Register a);
1285   inline void neg_(   Register d, Register a);
1286   inline void mulli(  Register d, Register a, int si16);
1287   inline void mulld(  Register d, Register a, Register b);
1288   inline void mulld_( Register d, Register a, Register b);
1289   inline void mullw(  Register d, Register a, Register b);
1290   inline void mullw_( Register d, Register a, Register b);
1291   inline void mulhw(  Register d, Register a, Register b);
1292   inline void mulhw_( Register d, Register a, Register b);
1293   inline void mulhwu( Register d, Register a, Register b);
1294   inline void mulhwu_(Register d, Register a, Register b);
1295   inline void mulhd(  Register d, Register a, Register b);
1296   inline void mulhd_( Register d, Register a, Register b);
1297   inline void mulhdu( Register d, Register a, Register b);
1298   inline void mulhdu_(Register d, Register a, Register b);
1299   inline void divd(   Register d, Register a, Register b);
1300   inline void divd_(  Register d, Register a, Register b);
1301   inline void divw(   Register d, Register a, Register b);
1302   inline void divw_(  Register d, Register a, Register b);
1303 
1304   // Fixed-Point Arithmetic Instructions with Overflow detection
1305   inline void addo(    Register d, Register a, Register b);
1306   inline void addo_(   Register d, Register a, Register b);
1307   inline void subfo(   Register d, Register a, Register b);
1308   inline void subfo_(  Register d, Register a, Register b);
1309   inline void addco(   Register d, Register a, Register b);
1310   inline void addco_(  Register d, Register a, Register b);
1311   inline void subfco(  Register d, Register a, Register b);
1312   inline void subfco_( Register d, Register a, Register b);
1313   inline void addeo(   Register d, Register a, Register b);
1314   inline void addeo_(  Register d, Register a, Register b);
1315   inline void subfeo(  Register d, Register a, Register b);
1316   inline void subfeo_( Register d, Register a, Register b);
1317   inline void addmeo(  Register d, Register a);
1318   inline void addmeo_( Register d, Register a);
1319   inline void subfmeo( Register d, Register a);
1320   inline void subfmeo_(Register d, Register a);
1321   inline void addzeo(  Register d, Register a);
1322   inline void addzeo_( Register d, Register a);
1323   inline void subfzeo( Register d, Register a);
1324   inline void subfzeo_(Register d, Register a);
1325   inline void nego(    Register d, Register a);
1326   inline void nego_(   Register d, Register a);
1327   inline void mulldo(  Register d, Register a, Register b);
1328   inline void mulldo_( Register d, Register a, Register b);
1329   inline void mullwo(  Register d, Register a, Register b);
1330   inline void mullwo_( Register d, Register a, Register b);
1331   inline void divdo(   Register d, Register a, Register b);
1332   inline void divdo_(  Register d, Register a, Register b);
1333   inline void divwo(   Register d, Register a, Register b);
1334   inline void divwo_(  Register d, Register a, Register b);
1335 
1336   // extended mnemonics
1337   inline void li(   Register d, int si16);
1338   inline void lis(  Register d, int si16);
1339   inline void addir(Register d, int si16, Register a);
1340   inline void subi( Register d, Register a, int si16);
1341 
1342   static bool is_addi(int x) {
1343      return ADDI_OPCODE == (x & ADDI_OPCODE_MASK);
1344   }
1345   static bool is_addis(int x) {
1346      return ADDIS_OPCODE == (x & ADDIS_OPCODE_MASK);
1347   }
1348   static bool is_bxx(int x) {
1349      return BXX_OPCODE == (x & BXX_OPCODE_MASK);
1350   }
1351   static bool is_b(int x) {
1352      return BXX_OPCODE == (x & BXX_OPCODE_MASK) && inv_lk_field(x) == 0;
1353   }
1354   static bool is_bl(int x) {
1355      return BXX_OPCODE == (x & BXX_OPCODE_MASK) && inv_lk_field(x) == 1;
1356   }
1357   static bool is_bcxx(int x) {
1358      return BCXX_OPCODE == (x & BCXX_OPCODE_MASK);
1359   }
1360   static bool is_bxx_or_bcxx(int x) {
1361      return is_bxx(x) || is_bcxx(x);
1362   }
1363   static bool is_bctrl(int x) {
1364      return x == 0x4e800421;
1365   }
1366   static bool is_bctr(int x) {
1367      return x == 0x4e800420;
1368   }
1369   static bool is_bclr(int x) {
1370      return BCLR_OPCODE == (x & XL_FORM_OPCODE_MASK);
1371   }
1372   static bool is_li(int x) {
1373      return is_addi(x) && inv_ra_field(x)==0;
1374   }
1375   static bool is_lis(int x) {
1376      return is_addis(x) && inv_ra_field(x)==0;
1377   }
1378   static bool is_mtctr(int x) {
1379      return MTCTR_OPCODE == (x & MTCTR_OPCODE_MASK);
1380   }
1381   static bool is_ld(int x) {
1382      return LD_OPCODE == (x & LD_OPCODE_MASK);
1383   }
1384   static bool is_std(int x) {
1385      return STD_OPCODE == (x & STD_OPCODE_MASK);
1386   }
1387   static bool is_stdu(int x) {
1388      return STDU_OPCODE == (x & STDU_OPCODE_MASK);
1389   }
1390   static bool is_stdx(int x) {
1391      return STDX_OPCODE == (x & STDX_OPCODE_MASK);
1392   }
1393   static bool is_stdux(int x) {
1394      return STDUX_OPCODE == (x & STDUX_OPCODE_MASK);
1395   }
1396   static bool is_stwx(int x) {
1397      return STWX_OPCODE == (x & STWX_OPCODE_MASK);
1398   }
1399   static bool is_stwux(int x) {
1400      return STWUX_OPCODE == (x & STWUX_OPCODE_MASK);
1401   }
1402   static bool is_stw(int x) {
1403      return STW_OPCODE == (x & STW_OPCODE_MASK);
1404   }
1405   static bool is_stwu(int x) {
1406      return STWU_OPCODE == (x & STWU_OPCODE_MASK);
1407   }
1408   static bool is_ori(int x) {
1409      return ORI_OPCODE == (x & ORI_OPCODE_MASK);
1410   };
1411   static bool is_oris(int x) {
1412      return ORIS_OPCODE == (x & ORIS_OPCODE_MASK);
1413   };
1414   static bool is_rldicr(int x) {
1415      return (RLDICR_OPCODE == (x & RLDICR_OPCODE_MASK));
1416   };
1417   static bool is_nop(int x) {
1418     return x == 0x60000000;
1419   }
1420   // endgroup opcode for Power6
1421   static bool is_endgroup(int x) {
1422     return is_ori(x) && inv_ra_field(x) == 1 && inv_rs_field(x) == 1 && inv_d1_field(x) == 0;
1423   }
1424 
1425 
1426  private:
1427   // PPC 1, section 3.3.9, Fixed-Point Compare Instructions
1428   inline void cmpi( ConditionRegister bf, int l, Register a, int si16);
1429   inline void cmp(  ConditionRegister bf, int l, Register a, Register b);
1430   inline void cmpli(ConditionRegister bf, int l, Register a, int ui16);
1431   inline void cmpl( ConditionRegister bf, int l, Register a, Register b);
1432 
1433  public:
1434   // extended mnemonics of Compare Instructions
1435   inline void cmpwi( ConditionRegister crx, Register a, int si16);
1436   inline void cmpdi( ConditionRegister crx, Register a, int si16);
1437   inline void cmpw(  ConditionRegister crx, Register a, Register b);
1438   inline void cmpd(  ConditionRegister crx, Register a, Register b);
1439   inline void cmplwi(ConditionRegister crx, Register a, int ui16);
1440   inline void cmpldi(ConditionRegister crx, Register a, int ui16);
1441   inline void cmplw( ConditionRegister crx, Register a, Register b);
1442   inline void cmpld( ConditionRegister crx, Register a, Register b);
1443 
1444   inline void isel(   Register d, Register a, Register b, int bc);
1445   // Convenient version which takes: Condition register, Condition code and invert flag. Omit b to keep old value.
1446   inline void isel(   Register d, ConditionRegister cr, Condition cc, bool inv, Register a, Register b = noreg);
1447   // Set d = 0 if (cr.cc) equals 1, otherwise b.
1448   inline void isel_0( Register d, ConditionRegister cr, Condition cc, Register b = noreg);
1449 
1450   // PPC 1, section 3.3.11, Fixed-Point Logical Instructions
1451          void andi(   Register a, Register s, long ui16);   // optimized version
1452   inline void andi_(  Register a, Register s, int ui16);
1453   inline void andis_( Register a, Register s, int ui16);
1454   inline void ori(    Register a, Register s, int ui16);
1455   inline void oris(   Register a, Register s, int ui16);
1456   inline void xori(   Register a, Register s, int ui16);
1457   inline void xoris(  Register a, Register s, int ui16);
1458   inline void andr(   Register a, Register s, Register b);  // suffixed by 'r' as 'and' is C++ keyword
1459   inline void and_(   Register a, Register s, Register b);
1460   // Turn or0(rx,rx,rx) into a nop and avoid that we accidently emit a
1461   // SMT-priority change instruction (see SMT instructions below).
1462   inline void or_unchecked(Register a, Register s, Register b);
1463   inline void orr(    Register a, Register s, Register b);  // suffixed by 'r' as 'or' is C++ keyword
1464   inline void or_(    Register a, Register s, Register b);
1465   inline void xorr(   Register a, Register s, Register b);  // suffixed by 'r' as 'xor' is C++ keyword
1466   inline void xor_(   Register a, Register s, Register b);
1467   inline void nand(   Register a, Register s, Register b);
1468   inline void nand_(  Register a, Register s, Register b);
1469   inline void nor(    Register a, Register s, Register b);
1470   inline void nor_(   Register a, Register s, Register b);
1471   inline void andc(   Register a, Register s, Register b);
1472   inline void andc_(  Register a, Register s, Register b);
1473   inline void orc(    Register a, Register s, Register b);
1474   inline void orc_(   Register a, Register s, Register b);
1475   inline void extsb(  Register a, Register s);
1476   inline void extsb_( Register a, Register s);
1477   inline void extsh(  Register a, Register s);
1478   inline void extsh_( Register a, Register s);
1479   inline void extsw(  Register a, Register s);
1480   inline void extsw_( Register a, Register s);
1481 
1482   // extended mnemonics
1483   inline void nop();
1484   // NOP for FP and BR units (different versions to allow them to be in one group)
1485   inline void fpnop0();
1486   inline void fpnop1();
1487   inline void brnop0();
1488   inline void brnop1();
1489   inline void brnop2();
1490 
1491   inline void mr(      Register d, Register s);
1492   inline void ori_opt( Register d, int ui16);
1493   inline void oris_opt(Register d, int ui16);
1494 
1495   // endgroup opcode for Power6
1496   inline void endgroup();
1497 
1498   // count instructions
1499   inline void cntlzw(  Register a, Register s);
1500   inline void cntlzw_( Register a, Register s);
1501   inline void cntlzd(  Register a, Register s);
1502   inline void cntlzd_( Register a, Register s);




1503 
1504   // PPC 1, section 3.3.12, Fixed-Point Rotate and Shift Instructions
1505   inline void sld(     Register a, Register s, Register b);
1506   inline void sld_(    Register a, Register s, Register b);
1507   inline void slw(     Register a, Register s, Register b);
1508   inline void slw_(    Register a, Register s, Register b);
1509   inline void srd(     Register a, Register s, Register b);
1510   inline void srd_(    Register a, Register s, Register b);
1511   inline void srw(     Register a, Register s, Register b);
1512   inline void srw_(    Register a, Register s, Register b);
1513   inline void srad(    Register a, Register s, Register b);
1514   inline void srad_(   Register a, Register s, Register b);
1515   inline void sraw(    Register a, Register s, Register b);
1516   inline void sraw_(   Register a, Register s, Register b);
1517   inline void sradi(   Register a, Register s, int sh6);
1518   inline void sradi_(  Register a, Register s, int sh6);
1519   inline void srawi(   Register a, Register s, int sh5);
1520   inline void srawi_(  Register a, Register s, int sh5);
1521 
1522   // extended mnemonics for Shift Instructions
1523   inline void sldi(    Register a, Register s, int sh6);
1524   inline void sldi_(   Register a, Register s, int sh6);
1525   inline void slwi(    Register a, Register s, int sh5);
1526   inline void slwi_(   Register a, Register s, int sh5);
1527   inline void srdi(    Register a, Register s, int sh6);
1528   inline void srdi_(   Register a, Register s, int sh6);
1529   inline void srwi(    Register a, Register s, int sh5);
1530   inline void srwi_(   Register a, Register s, int sh5);
1531 
1532   inline void clrrdi(  Register a, Register s, int ui6);
1533   inline void clrrdi_( Register a, Register s, int ui6);
1534   inline void clrldi(  Register a, Register s, int ui6);
1535   inline void clrldi_( Register a, Register s, int ui6);
1536   inline void clrlsldi(Register a, Register s, int clrl6, int shl6);
1537   inline void clrlsldi_(Register a, Register s, int clrl6, int shl6);
1538   inline void extrdi(  Register a, Register s, int n, int b);
1539   // testbit with condition register
1540   inline void testbitdi(ConditionRegister cr, Register a, Register s, int ui6);
1541 
1542   // rotate instructions
1543   inline void rotldi(  Register a, Register s, int n);
1544   inline void rotrdi(  Register a, Register s, int n);
1545   inline void rotlwi(  Register a, Register s, int n);
1546   inline void rotrwi(  Register a, Register s, int n);
1547 
1548   // Rotate Instructions
1549   inline void rldic(   Register a, Register s, int sh6, int mb6);
1550   inline void rldic_(  Register a, Register s, int sh6, int mb6);
1551   inline void rldicr(  Register a, Register s, int sh6, int mb6);
1552   inline void rldicr_( Register a, Register s, int sh6, int mb6);
1553   inline void rldicl(  Register a, Register s, int sh6, int mb6);
1554   inline void rldicl_( Register a, Register s, int sh6, int mb6);
1555   inline void rlwinm(  Register a, Register s, int sh5, int mb5, int me5);
1556   inline void rlwinm_( Register a, Register s, int sh5, int mb5, int me5);
1557   inline void rldimi(  Register a, Register s, int sh6, int mb6);
1558   inline void rldimi_( Register a, Register s, int sh6, int mb6);
1559   inline void rlwimi(  Register a, Register s, int sh5, int mb5, int me5);
1560   inline void insrdi(  Register a, Register s, int n,   int b);
1561   inline void insrwi(  Register a, Register s, int n,   int b);
1562 
1563   // PPC 1, section 3.3.2 Fixed-Point Load Instructions
1564   // 4 bytes
1565   inline void lwzx( Register d, Register s1, Register s2);
1566   inline void lwz(  Register d, int si16,    Register s1);
1567   inline void lwzu( Register d, int si16,    Register s1);
1568 
1569   // 4 bytes
1570   inline void lwax( Register d, Register s1, Register s2);
1571   inline void lwa(  Register d, int si16,    Register s1);
1572 
1573   // 4 bytes reversed
1574   inline void lwbrx( Register d, Register s1, Register s2);
1575 
1576   // 2 bytes
1577   inline void lhzx( Register d, Register s1, Register s2);
1578   inline void lhz(  Register d, int si16,    Register s1);
1579   inline void lhzu( Register d, int si16,    Register s1);
1580 
1581   // 2 bytes reversed
1582   inline void lhbrx( Register d, Register s1, Register s2);
1583 
1584   // 2 bytes
1585   inline void lhax( Register d, Register s1, Register s2);
1586   inline void lha(  Register d, int si16,    Register s1);
1587   inline void lhau( Register d, int si16,    Register s1);
1588 
1589   // 1 byte
1590   inline void lbzx( Register d, Register s1, Register s2);
1591   inline void lbz(  Register d, int si16,    Register s1);
1592   inline void lbzu( Register d, int si16,    Register s1);
1593 
1594   // 8 bytes
1595   inline void ldx(  Register d, Register s1, Register s2);
1596   inline void ld(   Register d, int si16,    Register s1);
1597   inline void ldu(  Register d, int si16,    Register s1);
1598 
1599   // 8 bytes reversed
1600   inline void ldbrx( Register d, Register s1, Register s2);
1601 
1602   // For convenience. Load pointer into d from b+s1.
1603   inline void ld_ptr(Register d, int b, Register s1);
1604   DEBUG_ONLY(inline void ld_ptr(Register d, ByteSize b, Register s1);)
1605 
1606   //  PPC 1, section 3.3.3 Fixed-Point Store Instructions
1607   inline void stwx( Register d, Register s1, Register s2);
1608   inline void stw(  Register d, int si16,    Register s1);
1609   inline void stwu( Register d, int si16,    Register s1);
1610   inline void stwbrx( Register d, Register s1, Register s2);
1611 
1612   inline void sthx( Register d, Register s1, Register s2);
1613   inline void sth(  Register d, int si16,    Register s1);
1614   inline void sthu( Register d, int si16,    Register s1);
1615   inline void sthbrx( Register d, Register s1, Register s2);
1616 
1617   inline void stbx( Register d, Register s1, Register s2);
1618   inline void stb(  Register d, int si16,    Register s1);
1619   inline void stbu( Register d, int si16,    Register s1);
1620 
1621   inline void stdx( Register d, Register s1, Register s2);
1622   inline void std(  Register d, int si16,    Register s1);
1623   inline void stdu( Register d, int si16,    Register s1);
1624   inline void stdux(Register s, Register a,  Register b);
1625   inline void stdbrx( Register d, Register s1, Register s2);
1626 
1627   inline void st_ptr(Register d, int si16,    Register s1);
1628   DEBUG_ONLY(inline void st_ptr(Register d, ByteSize b, Register s1);)
1629 
1630   // PPC 1, section 3.3.13 Move To/From System Register Instructions
1631   inline void mtlr( Register s1);
1632   inline void mflr( Register d);
1633   inline void mtctr(Register s1);
1634   inline void mfctr(Register d);
1635   inline void mtcrf(int fxm, Register s);
1636   inline void mfcr( Register d);
1637   inline void mcrf( ConditionRegister crd, ConditionRegister cra);
1638   inline void mtcr( Register s);
1639 
1640   // Special purpose registers
1641   // Exception Register
1642   inline void mtxer(Register s1);
1643   inline void mfxer(Register d);
1644   // Vector Register Save Register
1645   inline void mtvrsave(Register s1);
1646   inline void mfvrsave(Register d);
1647   // Timebase
1648   inline void mftb(Register d);
1649   // Introduced with Power 8:
1650   // Data Stream Control Register
1651   inline void mtdscr(Register s1);
1652   inline void mfdscr(Register d );
1653   // Transactional Memory Registers
1654   inline void mftfhar(Register d);
1655   inline void mftfiar(Register d);
1656   inline void mftexasr(Register d);
1657   inline void mftexasru(Register d);
1658 
1659   // TEXASR bit description
1660   enum transaction_failure_reason {
1661     // Upper half (TEXASRU):
1662     tm_failure_code       =  0, // The Failure Code is copied from tabort or treclaim operand.
1663     tm_failure_persistent =  7, // The failure is likely to recur on each execution.
1664     tm_disallowed         =  8, // The instruction is not permitted.
1665     tm_nesting_of         =  9, // The maximum transaction level was exceeded.
1666     tm_footprint_of       = 10, // The tracking limit for transactional storage accesses was exceeded.
1667     tm_self_induced_cf    = 11, // A self-induced conflict occurred in Suspended state.
1668     tm_non_trans_cf       = 12, // A conflict occurred with a non-transactional access by another processor.
1669     tm_trans_cf           = 13, // A conflict occurred with another transaction.
1670     tm_translation_cf     = 14, // A conflict occurred with a TLB invalidation.
1671     tm_inst_fetch_cf      = 16, // An instruction fetch was performed from a block that was previously written transactionally.
1672     tm_tabort             = 31, // Termination was caused by the execution of an abort instruction.
1673     // Lower half:
1674     tm_suspended          = 32, // Failure was recorded in Suspended state.
1675     tm_failure_summary    = 36, // Failure has been detected and recorded.
1676     tm_tfiar_exact        = 37, // Value in the TFIAR is exact.
1677     tm_rot                = 38, // Rollback-only transaction.
1678     tm_transaction_level  = 52, // Transaction level (nesting depth + 1).
1679   };
1680 
1681   // PPC 1, section 2.4.1 Branch Instructions
1682   inline void b(  address a, relocInfo::relocType rt = relocInfo::none);
1683   inline void b(  Label& L);
1684   inline void bl( address a, relocInfo::relocType rt = relocInfo::none);
1685   inline void bl( Label& L);
1686   inline void bc( int boint, int biint, address a, relocInfo::relocType rt = relocInfo::none);
1687   inline void bc( int boint, int biint, Label& L);
1688   inline void bcl(int boint, int biint, address a, relocInfo::relocType rt = relocInfo::none);
1689   inline void bcl(int boint, int biint, Label& L);
1690 
1691   inline void bclr(  int boint, int biint, int bhint, relocInfo::relocType rt = relocInfo::none);
1692   inline void bclrl( int boint, int biint, int bhint, relocInfo::relocType rt = relocInfo::none);
1693   inline void bcctr( int boint, int biint, int bhint = bhintbhBCCTRisNotReturnButSame,
1694                          relocInfo::relocType rt = relocInfo::none);
1695   inline void bcctrl(int boint, int biint, int bhint = bhintbhBCLRisReturn,
1696                          relocInfo::relocType rt = relocInfo::none);
1697 
1698   // helper function for b, bcxx
1699   inline bool is_within_range_of_b(address a, address pc);
1700   inline bool is_within_range_of_bcxx(address a, address pc);
1701 
1702   // get the destination of a bxx branch (b, bl, ba, bla)
1703   static inline address  bxx_destination(address baddr);
1704   static inline address  bxx_destination(int instr, address pc);
1705   static inline intptr_t bxx_destination_offset(int instr, intptr_t bxx_pos);
1706 
1707   // extended mnemonics for branch instructions
1708   inline void blt(ConditionRegister crx, Label& L);
1709   inline void bgt(ConditionRegister crx, Label& L);
1710   inline void beq(ConditionRegister crx, Label& L);
1711   inline void bso(ConditionRegister crx, Label& L);
1712   inline void bge(ConditionRegister crx, Label& L);
1713   inline void ble(ConditionRegister crx, Label& L);
1714   inline void bne(ConditionRegister crx, Label& L);
1715   inline void bns(ConditionRegister crx, Label& L);
1716 
1717   // Branch instructions with static prediction hints.
1718   inline void blt_predict_taken(    ConditionRegister crx, Label& L);
1719   inline void bgt_predict_taken(    ConditionRegister crx, Label& L);
1720   inline void beq_predict_taken(    ConditionRegister crx, Label& L);
1721   inline void bso_predict_taken(    ConditionRegister crx, Label& L);
1722   inline void bge_predict_taken(    ConditionRegister crx, Label& L);
1723   inline void ble_predict_taken(    ConditionRegister crx, Label& L);
1724   inline void bne_predict_taken(    ConditionRegister crx, Label& L);
1725   inline void bns_predict_taken(    ConditionRegister crx, Label& L);
1726   inline void blt_predict_not_taken(ConditionRegister crx, Label& L);
1727   inline void bgt_predict_not_taken(ConditionRegister crx, Label& L);
1728   inline void beq_predict_not_taken(ConditionRegister crx, Label& L);
1729   inline void bso_predict_not_taken(ConditionRegister crx, Label& L);
1730   inline void bge_predict_not_taken(ConditionRegister crx, Label& L);
1731   inline void ble_predict_not_taken(ConditionRegister crx, Label& L);
1732   inline void bne_predict_not_taken(ConditionRegister crx, Label& L);
1733   inline void bns_predict_not_taken(ConditionRegister crx, Label& L);
1734 
1735   // for use in conjunction with testbitdi:
1736   inline void btrue( ConditionRegister crx, Label& L);
1737   inline void bfalse(ConditionRegister crx, Label& L);
1738 
1739   inline void bltl(ConditionRegister crx, Label& L);
1740   inline void bgtl(ConditionRegister crx, Label& L);
1741   inline void beql(ConditionRegister crx, Label& L);
1742   inline void bsol(ConditionRegister crx, Label& L);
1743   inline void bgel(ConditionRegister crx, Label& L);
1744   inline void blel(ConditionRegister crx, Label& L);
1745   inline void bnel(ConditionRegister crx, Label& L);
1746   inline void bnsl(ConditionRegister crx, Label& L);
1747 
1748   // extended mnemonics for Branch Instructions via LR
1749   // We use `blr' for returns.
1750   inline void blr(relocInfo::relocType rt = relocInfo::none);
1751 
1752   // extended mnemonics for Branch Instructions with CTR
1753   // bdnz means `decrement CTR and jump to L if CTR is not zero'
1754   inline void bdnz(Label& L);
1755   // Decrement and branch if result is zero.
1756   inline void bdz(Label& L);
1757   // we use `bctr[l]' for jumps/calls in function descriptor glue
1758   // code, e.g. calls to runtime functions
1759   inline void bctr( relocInfo::relocType rt = relocInfo::none);
1760   inline void bctrl(relocInfo::relocType rt = relocInfo::none);
1761   // conditional jumps/branches via CTR
1762   inline void beqctr( ConditionRegister crx, relocInfo::relocType rt = relocInfo::none);
1763   inline void beqctrl(ConditionRegister crx, relocInfo::relocType rt = relocInfo::none);
1764   inline void bnectr( ConditionRegister crx, relocInfo::relocType rt = relocInfo::none);
1765   inline void bnectrl(ConditionRegister crx, relocInfo::relocType rt = relocInfo::none);
1766 
1767   // condition register logic instructions
1768   // NOTE: There's a preferred form: d and s2 should point into the same condition register.
1769   inline void crand( int d, int s1, int s2);
1770   inline void crnand(int d, int s1, int s2);
1771   inline void cror(  int d, int s1, int s2);
1772   inline void crxor( int d, int s1, int s2);
1773   inline void crnor( int d, int s1, int s2);
1774   inline void creqv( int d, int s1, int s2);
1775   inline void crandc(int d, int s1, int s2);
1776   inline void crorc( int d, int s1, int s2);
1777 
1778   // More convenient version.
1779   int condition_register_bit(ConditionRegister cr, Condition c) {
1780     return 4 * (int)(intptr_t)cr + c;
1781   }
1782   void crand( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1783   void crnand(ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1784   void cror(  ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1785   void crxor( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1786   void crnor( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1787   void creqv( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1788   void crandc(ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1789   void crorc( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc);
1790 
1791   // icache and dcache related instructions
1792   inline void icbi(  Register s1, Register s2);
1793   //inline void dcba(Register s1, Register s2); // Instruction for embedded processor only.
1794   inline void dcbz(  Register s1, Register s2);
1795   inline void dcbst( Register s1, Register s2);
1796   inline void dcbf(  Register s1, Register s2);
1797 
1798   enum ct_cache_specification {
1799     ct_primary_cache   = 0,
1800     ct_secondary_cache = 2
1801   };
1802   // dcache read hint
1803   inline void dcbt(    Register s1, Register s2);
1804   inline void dcbtct(  Register s1, Register s2, int ct);
1805   inline void dcbtds(  Register s1, Register s2, int ds);
1806   // dcache write hint
1807   inline void dcbtst(  Register s1, Register s2);
1808   inline void dcbtstct(Register s1, Register s2, int ct);
1809 
1810   //  machine barrier instructions:
1811   //
1812   //  - sync    two-way memory barrier, aka fence
1813   //  - lwsync  orders  Store|Store,
1814   //                     Load|Store,
1815   //                     Load|Load,
1816   //            but not Store|Load
1817   //  - eieio   orders memory accesses for device memory (only)
1818   //  - isync   invalidates speculatively executed instructions
1819   //            From the Power ISA 2.06 documentation:
1820   //             "[...] an isync instruction prevents the execution of
1821   //            instructions following the isync until instructions
1822   //            preceding the isync have completed, [...]"
1823   //            From IBM's AIX assembler reference:
1824   //             "The isync [...] instructions causes the processor to
1825   //            refetch any instructions that might have been fetched
1826   //            prior to the isync instruction. The instruction isync
1827   //            causes the processor to wait for all previous instructions
1828   //            to complete. Then any instructions already fetched are
1829   //            discarded and instruction processing continues in the
1830   //            environment established by the previous instructions."
1831   //
1832   //  semantic barrier instructions:
1833   //  (as defined in orderAccess.hpp)
1834   //
1835   //  - release  orders Store|Store,       (maps to lwsync)
1836   //                     Load|Store
1837   //  - acquire  orders  Load|Store,       (maps to lwsync)
1838   //                     Load|Load
1839   //  - fence    orders Store|Store,       (maps to sync)
1840   //                     Load|Store,
1841   //                     Load|Load,
1842   //                    Store|Load
1843   //
1844  private:
1845   inline void sync(int l);
1846  public:
1847   inline void sync();
1848   inline void lwsync();
1849   inline void ptesync();
1850   inline void eieio();
1851   inline void isync();
1852   inline void elemental_membar(int e); // Elemental Memory Barriers (>=Power 8)
1853 
1854   // Wait instructions for polling. Attention: May result in SIGILL.
1855   inline void wait();
1856   inline void waitrsv(); // >=Power7
1857 
1858   // atomics
1859   inline void lbarx_unchecked(Register d, Register a, Register b, int eh1 = 0); // >=Power 8
1860   inline void lharx_unchecked(Register d, Register a, Register b, int eh1 = 0); // >=Power 8
1861   inline void lwarx_unchecked(Register d, Register a, Register b, int eh1 = 0);
1862   inline void ldarx_unchecked(Register d, Register a, Register b, int eh1 = 0);
1863   inline void lqarx_unchecked(Register d, Register a, Register b, int eh1 = 0); // >=Power 8
1864   inline bool lxarx_hint_exclusive_access();
1865   inline void lbarx(  Register d, Register a, Register b, bool hint_exclusive_access = false);
1866   inline void lharx(  Register d, Register a, Register b, bool hint_exclusive_access = false);
1867   inline void lwarx(  Register d, Register a, Register b, bool hint_exclusive_access = false);
1868   inline void ldarx(  Register d, Register a, Register b, bool hint_exclusive_access = false);
1869   inline void lqarx(  Register d, Register a, Register b, bool hint_exclusive_access = false);
1870   inline void stbcx_( Register s, Register a, Register b);
1871   inline void sthcx_( Register s, Register a, Register b);
1872   inline void stwcx_( Register s, Register a, Register b);
1873   inline void stdcx_( Register s, Register a, Register b);
1874   inline void stqcx_( Register s, Register a, Register b);
1875 
1876   // Instructions for adjusting thread priority for simultaneous
1877   // multithreading (SMT) on Power5.
1878  private:
1879   inline void smt_prio_very_low();
1880   inline void smt_prio_medium_high();
1881   inline void smt_prio_high();
1882 
1883  public:
1884   inline void smt_prio_low();
1885   inline void smt_prio_medium_low();
1886   inline void smt_prio_medium();
1887   // >= Power7
1888   inline void smt_yield();
1889   inline void smt_mdoio();
1890   inline void smt_mdoom();
1891   // >= Power8
1892   inline void smt_miso();
1893 
1894   // trap instructions
1895   inline void twi_0(Register a); // for load with acquire semantics use load+twi_0+isync (trap can't occur)
1896   // NOT FOR DIRECT USE!!
1897  protected:
1898   inline void tdi_unchecked(int tobits, Register a, int si16);
1899   inline void twi_unchecked(int tobits, Register a, int si16);
1900   inline void tdi(          int tobits, Register a, int si16);   // asserts UseSIGTRAP
1901   inline void twi(          int tobits, Register a, int si16);   // asserts UseSIGTRAP
1902   inline void td(           int tobits, Register a, Register b); // asserts UseSIGTRAP
1903   inline void tw(           int tobits, Register a, Register b); // asserts UseSIGTRAP
1904 
1905   static bool is_tdi(int x, int tobits, int ra, int si16) {
1906      return (TDI_OPCODE == (x & TDI_OPCODE_MASK))
1907          && (tobits == inv_to_field(x))
1908          && (ra == -1/*any reg*/ || ra == inv_ra_field(x))
1909          && (si16 == inv_si_field(x));
1910   }
1911 
1912   static bool is_twi(int x, int tobits, int ra, int si16) {
1913      return (TWI_OPCODE == (x & TWI_OPCODE_MASK))
1914          && (tobits == inv_to_field(x))
1915          && (ra == -1/*any reg*/ || ra == inv_ra_field(x))
1916          && (si16 == inv_si_field(x));
1917   }
1918 
1919   static bool is_twi(int x, int tobits, int ra) {
1920      return (TWI_OPCODE == (x & TWI_OPCODE_MASK))
1921          && (tobits == inv_to_field(x))
1922          && (ra == -1/*any reg*/ || ra == inv_ra_field(x));
1923   }
1924 
1925   static bool is_td(int x, int tobits, int ra, int rb) {
1926      return (TD_OPCODE == (x & TD_OPCODE_MASK))
1927          && (tobits == inv_to_field(x))
1928          && (ra == -1/*any reg*/ || ra == inv_ra_field(x))
1929          && (rb == -1/*any reg*/ || rb == inv_rb_field(x));
1930   }
1931 
1932   static bool is_tw(int x, int tobits, int ra, int rb) {
1933      return (TW_OPCODE == (x & TW_OPCODE_MASK))
1934          && (tobits == inv_to_field(x))
1935          && (ra == -1/*any reg*/ || ra == inv_ra_field(x))
1936          && (rb == -1/*any reg*/ || rb == inv_rb_field(x));
1937   }
1938 
1939  public:
1940   // PPC floating point instructions
1941   // PPC 1, section 4.6.2 Floating-Point Load Instructions
1942   inline void lfs(  FloatRegister d, int si16,   Register a);
1943   inline void lfsu( FloatRegister d, int si16,   Register a);
1944   inline void lfsx( FloatRegister d, Register a, Register b);
1945   inline void lfd(  FloatRegister d, int si16,   Register a);
1946   inline void lfdu( FloatRegister d, int si16,   Register a);
1947   inline void lfdx( FloatRegister d, Register a, Register b);
1948 
1949   // PPC 1, section 4.6.3 Floating-Point Store Instructions
1950   inline void stfs(  FloatRegister s, int si16,   Register a);
1951   inline void stfsu( FloatRegister s, int si16,   Register a);
1952   inline void stfsx( FloatRegister s, Register a, Register b);
1953   inline void stfd(  FloatRegister s, int si16,   Register a);
1954   inline void stfdu( FloatRegister s, int si16,   Register a);
1955   inline void stfdx( FloatRegister s, Register a, Register b);
1956 
1957   // PPC 1, section 4.6.4 Floating-Point Move Instructions
1958   inline void fmr(  FloatRegister d, FloatRegister b);
1959   inline void fmr_( FloatRegister d, FloatRegister b);
1960 
1961   //  inline void mffgpr( FloatRegister d, Register b);
1962   //  inline void mftgpr( Register d, FloatRegister b);
1963   inline void cmpb(   Register a, Register s, Register b);
1964   inline void popcntb(Register a, Register s);
1965   inline void popcntw(Register a, Register s);
1966   inline void popcntd(Register a, Register s);
1967 
1968   inline void fneg(  FloatRegister d, FloatRegister b);
1969   inline void fneg_( FloatRegister d, FloatRegister b);
1970   inline void fabs(  FloatRegister d, FloatRegister b);
1971   inline void fabs_( FloatRegister d, FloatRegister b);
1972   inline void fnabs( FloatRegister d, FloatRegister b);
1973   inline void fnabs_(FloatRegister d, FloatRegister b);
1974 
1975   // PPC 1, section 4.6.5.1 Floating-Point Elementary Arithmetic Instructions
1976   inline void fadd(  FloatRegister d, FloatRegister a, FloatRegister b);
1977   inline void fadd_( FloatRegister d, FloatRegister a, FloatRegister b);
1978   inline void fadds( FloatRegister d, FloatRegister a, FloatRegister b);
1979   inline void fadds_(FloatRegister d, FloatRegister a, FloatRegister b);
1980   inline void fsub(  FloatRegister d, FloatRegister a, FloatRegister b);
1981   inline void fsub_( FloatRegister d, FloatRegister a, FloatRegister b);
1982   inline void fsubs( FloatRegister d, FloatRegister a, FloatRegister b);
1983   inline void fsubs_(FloatRegister d, FloatRegister a, FloatRegister b);
1984   inline void fmul(  FloatRegister d, FloatRegister a, FloatRegister c);
1985   inline void fmul_( FloatRegister d, FloatRegister a, FloatRegister c);
1986   inline void fmuls( FloatRegister d, FloatRegister a, FloatRegister c);
1987   inline void fmuls_(FloatRegister d, FloatRegister a, FloatRegister c);
1988   inline void fdiv(  FloatRegister d, FloatRegister a, FloatRegister b);
1989   inline void fdiv_( FloatRegister d, FloatRegister a, FloatRegister b);
1990   inline void fdivs( FloatRegister d, FloatRegister a, FloatRegister b);
1991   inline void fdivs_(FloatRegister d, FloatRegister a, FloatRegister b);
1992 
1993   // Fused multiply-accumulate instructions.
1994   // WARNING: Use only when rounding between the 2 parts is not desired.
1995   // Some floating point tck tests will fail if used incorrectly.
1996   inline void fmadd(   FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
1997   inline void fmadd_(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
1998   inline void fmadds(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
1999   inline void fmadds_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2000   inline void fmsub(   FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2001   inline void fmsub_(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2002   inline void fmsubs(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2003   inline void fmsubs_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2004   inline void fnmadd(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2005   inline void fnmadd_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2006   inline void fnmadds( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2007   inline void fnmadds_(FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2008   inline void fnmsub(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2009   inline void fnmsub_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2010   inline void fnmsubs( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2011   inline void fnmsubs_(FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b);
2012 
2013   // PPC 1, section 4.6.6 Floating-Point Rounding and Conversion Instructions
2014   inline void frsp(  FloatRegister d, FloatRegister b);
2015   inline void fctid( FloatRegister d, FloatRegister b);
2016   inline void fctidz(FloatRegister d, FloatRegister b);
2017   inline void fctiw( FloatRegister d, FloatRegister b);
2018   inline void fctiwz(FloatRegister d, FloatRegister b);
2019   inline void fcfid( FloatRegister d, FloatRegister b);
2020   inline void fcfids(FloatRegister d, FloatRegister b);
2021 
2022   // PPC 1, section 4.6.7 Floating-Point Compare Instructions
2023   inline void fcmpu( ConditionRegister crx, FloatRegister a, FloatRegister b);
2024 
2025   inline void fsqrt( FloatRegister d, FloatRegister b);
2026   inline void fsqrts(FloatRegister d, FloatRegister b);
2027 
2028   // Vector instructions for >= Power6.
2029   inline void lvebx(    VectorRegister d, Register s1, Register s2);
2030   inline void lvehx(    VectorRegister d, Register s1, Register s2);
2031   inline void lvewx(    VectorRegister d, Register s1, Register s2);
2032   inline void lvx(      VectorRegister d, Register s1, Register s2);
2033   inline void lvxl(     VectorRegister d, Register s1, Register s2);
2034   inline void stvebx(   VectorRegister d, Register s1, Register s2);
2035   inline void stvehx(   VectorRegister d, Register s1, Register s2);
2036   inline void stvewx(   VectorRegister d, Register s1, Register s2);
2037   inline void stvx(     VectorRegister d, Register s1, Register s2);
2038   inline void stvxl(    VectorRegister d, Register s1, Register s2);
2039   inline void lvsl(     VectorRegister d, Register s1, Register s2);
2040   inline void lvsr(     VectorRegister d, Register s1, Register s2);
2041   inline void vpkpx(    VectorRegister d, VectorRegister a, VectorRegister b);
2042   inline void vpkshss(  VectorRegister d, VectorRegister a, VectorRegister b);
2043   inline void vpkswss(  VectorRegister d, VectorRegister a, VectorRegister b);
2044   inline void vpkshus(  VectorRegister d, VectorRegister a, VectorRegister b);
2045   inline void vpkswus(  VectorRegister d, VectorRegister a, VectorRegister b);
2046   inline void vpkuhum(  VectorRegister d, VectorRegister a, VectorRegister b);
2047   inline void vpkuwum(  VectorRegister d, VectorRegister a, VectorRegister b);
2048   inline void vpkuhus(  VectorRegister d, VectorRegister a, VectorRegister b);
2049   inline void vpkuwus(  VectorRegister d, VectorRegister a, VectorRegister b);
2050   inline void vupkhpx(  VectorRegister d, VectorRegister b);
2051   inline void vupkhsb(  VectorRegister d, VectorRegister b);
2052   inline void vupkhsh(  VectorRegister d, VectorRegister b);
2053   inline void vupklpx(  VectorRegister d, VectorRegister b);
2054   inline void vupklsb(  VectorRegister d, VectorRegister b);
2055   inline void vupklsh(  VectorRegister d, VectorRegister b);
2056   inline void vmrghb(   VectorRegister d, VectorRegister a, VectorRegister b);
2057   inline void vmrghw(   VectorRegister d, VectorRegister a, VectorRegister b);
2058   inline void vmrghh(   VectorRegister d, VectorRegister a, VectorRegister b);
2059   inline void vmrglb(   VectorRegister d, VectorRegister a, VectorRegister b);
2060   inline void vmrglw(   VectorRegister d, VectorRegister a, VectorRegister b);
2061   inline void vmrglh(   VectorRegister d, VectorRegister a, VectorRegister b);
2062   inline void vsplt(    VectorRegister d, int ui4,          VectorRegister b);
2063   inline void vsplth(   VectorRegister d, int ui3,          VectorRegister b);
2064   inline void vspltw(   VectorRegister d, int ui2,          VectorRegister b);
2065   inline void vspltisb( VectorRegister d, int si5);
2066   inline void vspltish( VectorRegister d, int si5);
2067   inline void vspltisw( VectorRegister d, int si5);
2068   inline void vperm(    VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2069   inline void vsel(     VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2070   inline void vsl(      VectorRegister d, VectorRegister a, VectorRegister b);
2071   inline void vsldoi(   VectorRegister d, VectorRegister a, VectorRegister b, int ui4);
2072   inline void vslo(     VectorRegister d, VectorRegister a, VectorRegister b);
2073   inline void vsr(      VectorRegister d, VectorRegister a, VectorRegister b);
2074   inline void vsro(     VectorRegister d, VectorRegister a, VectorRegister b);
2075   inline void vaddcuw(  VectorRegister d, VectorRegister a, VectorRegister b);
2076   inline void vaddshs(  VectorRegister d, VectorRegister a, VectorRegister b);
2077   inline void vaddsbs(  VectorRegister d, VectorRegister a, VectorRegister b);
2078   inline void vaddsws(  VectorRegister d, VectorRegister a, VectorRegister b);
2079   inline void vaddubm(  VectorRegister d, VectorRegister a, VectorRegister b);
2080   inline void vadduwm(  VectorRegister d, VectorRegister a, VectorRegister b);
2081   inline void vadduhm(  VectorRegister d, VectorRegister a, VectorRegister b);
2082   inline void vaddudm(  VectorRegister d, VectorRegister a, VectorRegister b);
2083   inline void vaddubs(  VectorRegister d, VectorRegister a, VectorRegister b);
2084   inline void vadduws(  VectorRegister d, VectorRegister a, VectorRegister b);
2085   inline void vadduhs(  VectorRegister d, VectorRegister a, VectorRegister b);
2086   inline void vaddfp(   VectorRegister d, VectorRegister a, VectorRegister b);
2087   inline void vsubcuw(  VectorRegister d, VectorRegister a, VectorRegister b);
2088   inline void vsubshs(  VectorRegister d, VectorRegister a, VectorRegister b);
2089   inline void vsubsbs(  VectorRegister d, VectorRegister a, VectorRegister b);
2090   inline void vsubsws(  VectorRegister d, VectorRegister a, VectorRegister b);
2091   inline void vsububm(  VectorRegister d, VectorRegister a, VectorRegister b);
2092   inline void vsubuwm(  VectorRegister d, VectorRegister a, VectorRegister b);
2093   inline void vsubuhm(  VectorRegister d, VectorRegister a, VectorRegister b);
2094   inline void vsubudm(  VectorRegister d, VectorRegister a, VectorRegister b);
2095   inline void vsububs(  VectorRegister d, VectorRegister a, VectorRegister b);
2096   inline void vsubuws(  VectorRegister d, VectorRegister a, VectorRegister b);
2097   inline void vsubuhs(  VectorRegister d, VectorRegister a, VectorRegister b);
2098   inline void vsubfp(   VectorRegister d, VectorRegister a, VectorRegister b);
2099   inline void vmulesb(  VectorRegister d, VectorRegister a, VectorRegister b);
2100   inline void vmuleub(  VectorRegister d, VectorRegister a, VectorRegister b);
2101   inline void vmulesh(  VectorRegister d, VectorRegister a, VectorRegister b);
2102   inline void vmuleuh(  VectorRegister d, VectorRegister a, VectorRegister b);
2103   inline void vmulosb(  VectorRegister d, VectorRegister a, VectorRegister b);
2104   inline void vmuloub(  VectorRegister d, VectorRegister a, VectorRegister b);
2105   inline void vmulosh(  VectorRegister d, VectorRegister a, VectorRegister b);
2106   inline void vmulosw(  VectorRegister d, VectorRegister a, VectorRegister b);
2107   inline void vmulouh(  VectorRegister d, VectorRegister a, VectorRegister b);
2108   inline void vmuluwm(  VectorRegister d, VectorRegister a, VectorRegister b);
2109   inline void vmhaddshs(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2110   inline void vmhraddshs(VectorRegister d,VectorRegister a, VectorRegister b, VectorRegister c);
2111   inline void vmladduhm(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2112   inline void vmsubuhm( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2113   inline void vmsummbm( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2114   inline void vmsumshm( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2115   inline void vmsumshs( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2116   inline void vmsumuhm( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2117   inline void vmsumuhs( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2118   inline void vmaddfp(  VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2119   inline void vsumsws(  VectorRegister d, VectorRegister a, VectorRegister b);
2120   inline void vsum2sws( VectorRegister d, VectorRegister a, VectorRegister b);
2121   inline void vsum4sbs( VectorRegister d, VectorRegister a, VectorRegister b);
2122   inline void vsum4ubs( VectorRegister d, VectorRegister a, VectorRegister b);
2123   inline void vsum4shs( VectorRegister d, VectorRegister a, VectorRegister b);
2124   inline void vavgsb(   VectorRegister d, VectorRegister a, VectorRegister b);
2125   inline void vavgsw(   VectorRegister d, VectorRegister a, VectorRegister b);
2126   inline void vavgsh(   VectorRegister d, VectorRegister a, VectorRegister b);
2127   inline void vavgub(   VectorRegister d, VectorRegister a, VectorRegister b);
2128   inline void vavguw(   VectorRegister d, VectorRegister a, VectorRegister b);
2129   inline void vavguh(   VectorRegister d, VectorRegister a, VectorRegister b);
2130   inline void vmaxsb(   VectorRegister d, VectorRegister a, VectorRegister b);
2131   inline void vmaxsw(   VectorRegister d, VectorRegister a, VectorRegister b);
2132   inline void vmaxsh(   VectorRegister d, VectorRegister a, VectorRegister b);
2133   inline void vmaxub(   VectorRegister d, VectorRegister a, VectorRegister b);
2134   inline void vmaxuw(   VectorRegister d, VectorRegister a, VectorRegister b);
2135   inline void vmaxuh(   VectorRegister d, VectorRegister a, VectorRegister b);
2136   inline void vminsb(   VectorRegister d, VectorRegister a, VectorRegister b);
2137   inline void vminsw(   VectorRegister d, VectorRegister a, VectorRegister b);
2138   inline void vminsh(   VectorRegister d, VectorRegister a, VectorRegister b);
2139   inline void vminub(   VectorRegister d, VectorRegister a, VectorRegister b);
2140   inline void vminuw(   VectorRegister d, VectorRegister a, VectorRegister b);
2141   inline void vminuh(   VectorRegister d, VectorRegister a, VectorRegister b);
2142   inline void vcmpequb( VectorRegister d, VectorRegister a, VectorRegister b);
2143   inline void vcmpequh( VectorRegister d, VectorRegister a, VectorRegister b);
2144   inline void vcmpequw( VectorRegister d, VectorRegister a, VectorRegister b);
2145   inline void vcmpgtsh( VectorRegister d, VectorRegister a, VectorRegister b);
2146   inline void vcmpgtsb( VectorRegister d, VectorRegister a, VectorRegister b);
2147   inline void vcmpgtsw( VectorRegister d, VectorRegister a, VectorRegister b);
2148   inline void vcmpgtub( VectorRegister d, VectorRegister a, VectorRegister b);
2149   inline void vcmpgtuh( VectorRegister d, VectorRegister a, VectorRegister b);
2150   inline void vcmpgtuw( VectorRegister d, VectorRegister a, VectorRegister b);
2151   inline void vcmpequb_(VectorRegister d, VectorRegister a, VectorRegister b);
2152   inline void vcmpequh_(VectorRegister d, VectorRegister a, VectorRegister b);
2153   inline void vcmpequw_(VectorRegister d, VectorRegister a, VectorRegister b);
2154   inline void vcmpgtsh_(VectorRegister d, VectorRegister a, VectorRegister b);
2155   inline void vcmpgtsb_(VectorRegister d, VectorRegister a, VectorRegister b);
2156   inline void vcmpgtsw_(VectorRegister d, VectorRegister a, VectorRegister b);
2157   inline void vcmpgtub_(VectorRegister d, VectorRegister a, VectorRegister b);
2158   inline void vcmpgtuh_(VectorRegister d, VectorRegister a, VectorRegister b);
2159   inline void vcmpgtuw_(VectorRegister d, VectorRegister a, VectorRegister b);
2160   inline void vand(     VectorRegister d, VectorRegister a, VectorRegister b);
2161   inline void vandc(    VectorRegister d, VectorRegister a, VectorRegister b);
2162   inline void vnor(     VectorRegister d, VectorRegister a, VectorRegister b);
2163   inline void vor(      VectorRegister d, VectorRegister a, VectorRegister b);
2164   inline void vmr(      VectorRegister d, VectorRegister a);
2165   inline void vxor(     VectorRegister d, VectorRegister a, VectorRegister b);
2166   inline void vrld(     VectorRegister d, VectorRegister a, VectorRegister b);
2167   inline void vrlb(     VectorRegister d, VectorRegister a, VectorRegister b);
2168   inline void vrlw(     VectorRegister d, VectorRegister a, VectorRegister b);
2169   inline void vrlh(     VectorRegister d, VectorRegister a, VectorRegister b);
2170   inline void vslb(     VectorRegister d, VectorRegister a, VectorRegister b);
2171   inline void vskw(     VectorRegister d, VectorRegister a, VectorRegister b);
2172   inline void vslh(     VectorRegister d, VectorRegister a, VectorRegister b);
2173   inline void vsrb(     VectorRegister d, VectorRegister a, VectorRegister b);
2174   inline void vsrw(     VectorRegister d, VectorRegister a, VectorRegister b);
2175   inline void vsrh(     VectorRegister d, VectorRegister a, VectorRegister b);
2176   inline void vsrab(    VectorRegister d, VectorRegister a, VectorRegister b);
2177   inline void vsraw(    VectorRegister d, VectorRegister a, VectorRegister b);
2178   inline void vsrah(    VectorRegister d, VectorRegister a, VectorRegister b);
2179   inline void vpopcntw( VectorRegister d, VectorRegister b);
2180   // Vector Floating-Point not implemented yet
2181   inline void mtvscr(   VectorRegister b);
2182   inline void mfvscr(   VectorRegister d);
2183 
2184   // Vector-Scalar (VSX) instructions.
2185   inline void lxvd2x(   VectorSRegister d, Register a);
2186   inline void lxvd2x(   VectorSRegister d, Register a, Register b);
2187   inline void stxvd2x(  VectorSRegister d, Register a);
2188   inline void stxvd2x(  VectorSRegister d, Register a, Register b);
2189   inline void mtvrwz(   VectorRegister  d, Register a);
2190   inline void mfvrwz(   Register        a, VectorRegister d);
2191   inline void mtvrd(    VectorRegister  d, Register a);
2192   inline void mfvrd(    Register        a, VectorRegister d);
2193   inline void xxpermdi( VectorSRegister d, VectorSRegister a, VectorSRegister b, int dm);
2194   inline void xxmrghw(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2195   inline void xxmrglw(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2196   inline void mtvsrd(   VectorSRegister d, Register a);
2197   inline void mtvsrwz(  VectorSRegister d, Register a);
2198   inline void xxspltw(  VectorSRegister d, VectorSRegister b, int ui2);
2199   inline void xxlor(    VectorSRegister d, VectorSRegister a, VectorSRegister b);
2200   inline void xxlxor(   VectorSRegister d, VectorSRegister a, VectorSRegister b);
2201   inline void xxleqv(   VectorSRegister d, VectorSRegister a, VectorSRegister b);
2202   inline void xvdivsp(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2203   inline void xvdivdp(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2204   inline void xvabssp(  VectorSRegister d, VectorSRegister b);
2205   inline void xvabsdp(  VectorSRegister d, VectorSRegister b);
2206   inline void xvnegsp(  VectorSRegister d, VectorSRegister b);
2207   inline void xvnegdp(  VectorSRegister d, VectorSRegister b);
2208   inline void xvsqrtsp( VectorSRegister d, VectorSRegister b);
2209   inline void xvsqrtdp( VectorSRegister d, VectorSRegister b);
2210   inline void xscvdpspn(VectorSRegister d, VectorSRegister b);
2211   inline void xvadddp(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2212   inline void xvsubdp(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2213   inline void xvmulsp(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2214   inline void xvmuldp(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2215 
2216   // VSX Extended Mnemonics
2217   inline void xxspltd(  VectorSRegister d, VectorSRegister a, int x);
2218   inline void xxmrghd(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2219   inline void xxmrgld(  VectorSRegister d, VectorSRegister a, VectorSRegister b);
2220   inline void xxswapd(  VectorSRegister d, VectorSRegister a);
2221 
2222   // Vector-Scalar (VSX) instructions.
2223   inline void mtfprd(   FloatRegister   d, Register a);
2224   inline void mtfprwa(  FloatRegister   d, Register a);
2225   inline void mffprd(   Register        a, FloatRegister d);
2226 
2227   // Deliver A Random Number (introduced with POWER9)
2228   inline void darn( Register d, int l = 1 /*L=CRN*/);
2229 
2230   // AES (introduced with Power 8)
2231   inline void vcipher(     VectorRegister d, VectorRegister a, VectorRegister b);
2232   inline void vcipherlast( VectorRegister d, VectorRegister a, VectorRegister b);
2233   inline void vncipher(    VectorRegister d, VectorRegister a, VectorRegister b);
2234   inline void vncipherlast(VectorRegister d, VectorRegister a, VectorRegister b);
2235   inline void vsbox(       VectorRegister d, VectorRegister a);
2236 
2237   // SHA (introduced with Power 8)
2238   inline void vshasigmad(VectorRegister d, VectorRegister a, bool st, int six);
2239   inline void vshasigmaw(VectorRegister d, VectorRegister a, bool st, int six);
2240 
2241   // Vector Binary Polynomial Multiplication (introduced with Power 8)
2242   inline void vpmsumb(  VectorRegister d, VectorRegister a, VectorRegister b);
2243   inline void vpmsumd(  VectorRegister d, VectorRegister a, VectorRegister b);
2244   inline void vpmsumh(  VectorRegister d, VectorRegister a, VectorRegister b);
2245   inline void vpmsumw(  VectorRegister d, VectorRegister a, VectorRegister b);
2246 
2247   // Vector Permute and Xor (introduced with Power 8)
2248   inline void vpermxor( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c);
2249 
2250   // Transactional Memory instructions (introduced with Power 8)
2251   inline void tbegin_();    // R=0
2252   inline void tbeginrot_(); // R=1 Rollback-Only Transaction
2253   inline void tend_();    // A=0
2254   inline void tendall_(); // A=1
2255   inline void tabort_();
2256   inline void tabort_(Register a);
2257   inline void tabortwc_(int t, Register a, Register b);
2258   inline void tabortwci_(int t, Register a, int si);
2259   inline void tabortdc_(int t, Register a, Register b);
2260   inline void tabortdci_(int t, Register a, int si);
2261   inline void tsuspend_(); // tsr with L=0
2262   inline void tresume_();  // tsr with L=1
2263   inline void tcheck(int f);
2264 
2265   static bool is_tbegin(int x) {
2266     return TBEGIN_OPCODE == (x & (0x3f << OPCODE_SHIFT | 0x3ff << 1));
2267   }
2268 
2269   // The following encoders use r0 as second operand. These instructions
2270   // read r0 as '0'.
2271   inline void lwzx( Register d, Register s2);
2272   inline void lwz(  Register d, int si16);
2273   inline void lwax( Register d, Register s2);
2274   inline void lwa(  Register d, int si16);
2275   inline void lwbrx(Register d, Register s2);
2276   inline void lhzx( Register d, Register s2);
2277   inline void lhz(  Register d, int si16);
2278   inline void lhax( Register d, Register s2);
2279   inline void lha(  Register d, int si16);
2280   inline void lhbrx(Register d, Register s2);
2281   inline void lbzx( Register d, Register s2);
2282   inline void lbz(  Register d, int si16);
2283   inline void ldx(  Register d, Register s2);
2284   inline void ld(   Register d, int si16);
2285   inline void ldbrx(Register d, Register s2);
2286   inline void stwx( Register d, Register s2);
2287   inline void stw(  Register d, int si16);
2288   inline void stwbrx( Register d, Register s2);
2289   inline void sthx( Register d, Register s2);
2290   inline void sth(  Register d, int si16);
2291   inline void sthbrx( Register d, Register s2);
2292   inline void stbx( Register d, Register s2);
2293   inline void stb(  Register d, int si16);
2294   inline void stdx( Register d, Register s2);
2295   inline void std(  Register d, int si16);
2296   inline void stdbrx( Register d, Register s2);
2297 
2298   // PPC 2, section 3.2.1 Instruction Cache Instructions
2299   inline void icbi(    Register s2);
2300   // PPC 2, section 3.2.2 Data Cache Instructions
2301   //inlinevoid dcba(   Register s2); // Instruction for embedded processor only.
2302   inline void dcbz(    Register s2);
2303   inline void dcbst(   Register s2);
2304   inline void dcbf(    Register s2);
2305   // dcache read hint
2306   inline void dcbt(    Register s2);
2307   inline void dcbtct(  Register s2, int ct);
2308   inline void dcbtds(  Register s2, int ds);
2309   // dcache write hint
2310   inline void dcbtst(  Register s2);
2311   inline void dcbtstct(Register s2, int ct);
2312 
2313   // Atomics: use ra0mem to disallow R0 as base.
2314   inline void lbarx_unchecked(Register d, Register b, int eh1);
2315   inline void lharx_unchecked(Register d, Register b, int eh1);
2316   inline void lwarx_unchecked(Register d, Register b, int eh1);
2317   inline void ldarx_unchecked(Register d, Register b, int eh1);
2318   inline void lqarx_unchecked(Register d, Register b, int eh1);
2319   inline void lbarx( Register d, Register b, bool hint_exclusive_access);
2320   inline void lharx( Register d, Register b, bool hint_exclusive_access);
2321   inline void lwarx( Register d, Register b, bool hint_exclusive_access);
2322   inline void ldarx( Register d, Register b, bool hint_exclusive_access);
2323   inline void lqarx( Register d, Register b, bool hint_exclusive_access);
2324   inline void stbcx_(Register s, Register b);
2325   inline void sthcx_(Register s, Register b);
2326   inline void stwcx_(Register s, Register b);
2327   inline void stdcx_(Register s, Register b);
2328   inline void stqcx_(Register s, Register b);
2329   inline void lfs(   FloatRegister d, int si16);
2330   inline void lfsx(  FloatRegister d, Register b);
2331   inline void lfd(   FloatRegister d, int si16);
2332   inline void lfdx(  FloatRegister d, Register b);
2333   inline void stfs(  FloatRegister s, int si16);
2334   inline void stfsx( FloatRegister s, Register b);
2335   inline void stfd(  FloatRegister s, int si16);
2336   inline void stfdx( FloatRegister s, Register b);
2337   inline void lvebx( VectorRegister d, Register s2);
2338   inline void lvehx( VectorRegister d, Register s2);
2339   inline void lvewx( VectorRegister d, Register s2);
2340   inline void lvx(   VectorRegister d, Register s2);
2341   inline void lvxl(  VectorRegister d, Register s2);
2342   inline void stvebx(VectorRegister d, Register s2);
2343   inline void stvehx(VectorRegister d, Register s2);
2344   inline void stvewx(VectorRegister d, Register s2);
2345   inline void stvx(  VectorRegister d, Register s2);
2346   inline void stvxl( VectorRegister d, Register s2);
2347   inline void lvsl(  VectorRegister d, Register s2);
2348   inline void lvsr(  VectorRegister d, Register s2);
2349 
2350   // Endianess specific concatenation of 2 loaded vectors.
2351   inline void load_perm(VectorRegister perm, Register addr);
2352   inline void vec_perm(VectorRegister first_dest, VectorRegister second, VectorRegister perm);
2353   inline void vec_perm(VectorRegister dest, VectorRegister first, VectorRegister second, VectorRegister perm);
2354 
2355   // RegisterOrConstant versions.
2356   // These emitters choose between the versions using two registers and
2357   // those with register and immediate, depending on the content of roc.
2358   // If the constant is not encodable as immediate, instructions to
2359   // load the constant are emitted beforehand. Store instructions need a
2360   // tmp reg if the constant is not encodable as immediate.
2361   // Size unpredictable.
2362   void ld(  Register d, RegisterOrConstant roc, Register s1 = noreg);
2363   void lwa( Register d, RegisterOrConstant roc, Register s1 = noreg);
2364   void lwz( Register d, RegisterOrConstant roc, Register s1 = noreg);
2365   void lha( Register d, RegisterOrConstant roc, Register s1 = noreg);
2366   void lhz( Register d, RegisterOrConstant roc, Register s1 = noreg);
2367   void lbz( Register d, RegisterOrConstant roc, Register s1 = noreg);
2368   void std( Register d, RegisterOrConstant roc, Register s1 = noreg, Register tmp = noreg);
2369   void stw( Register d, RegisterOrConstant roc, Register s1 = noreg, Register tmp = noreg);
2370   void sth( Register d, RegisterOrConstant roc, Register s1 = noreg, Register tmp = noreg);
2371   void stb( Register d, RegisterOrConstant roc, Register s1 = noreg, Register tmp = noreg);
2372   void add( Register d, RegisterOrConstant roc, Register s1);
2373   void subf(Register d, RegisterOrConstant roc, Register s1);
2374   void cmpd(ConditionRegister d, RegisterOrConstant roc, Register s1);
2375   // Load pointer d from s1+roc.
2376   void ld_ptr(Register d, RegisterOrConstant roc, Register s1 = noreg) { ld(d, roc, s1); }
2377 
2378   // Emit several instructions to load a 64 bit constant. This issues a fixed
2379   // instruction pattern so that the constant can be patched later on.
2380   enum {
2381     load_const_size = 5 * BytesPerInstWord
2382   };
2383          void load_const(Register d, long a,            Register tmp = noreg);
2384   inline void load_const(Register d, void* a,           Register tmp = noreg);
2385   inline void load_const(Register d, Label& L,          Register tmp = noreg);
2386   inline void load_const(Register d, AddressLiteral& a, Register tmp = noreg);
2387   inline void load_const32(Register d, int i); // load signed int (patchable)
2388 
2389   // Load a 64 bit constant, optimized, not identifyable.
2390   // Tmp can be used to increase ILP. Set return_simm16_rest = true to get a
2391   // 16 bit immediate offset. This is useful if the offset can be encoded in
2392   // a succeeding instruction.
2393          int load_const_optimized(Register d, long a,  Register tmp = noreg, bool return_simm16_rest = false);
2394   inline int load_const_optimized(Register d, void* a, Register tmp = noreg, bool return_simm16_rest = false) {
2395     return load_const_optimized(d, (long)(unsigned long)a, tmp, return_simm16_rest);
2396   }
2397 
2398   // If return_simm16_rest, the return value needs to get added afterwards.
2399          int add_const_optimized(Register d, Register s, long x, Register tmp = R0, bool return_simm16_rest = false);
2400   inline int add_const_optimized(Register d, Register s, void* a, Register tmp = R0, bool return_simm16_rest = false) {
2401     return add_const_optimized(d, s, (long)(unsigned long)a, tmp, return_simm16_rest);
2402   }
2403 
2404   // If return_simm16_rest, the return value needs to get added afterwards.
2405   inline int sub_const_optimized(Register d, Register s, long x, Register tmp = R0, bool return_simm16_rest = false) {
2406     return add_const_optimized(d, s, -x, tmp, return_simm16_rest);
2407   }
2408   inline int sub_const_optimized(Register d, Register s, void* a, Register tmp = R0, bool return_simm16_rest = false) {
2409     return sub_const_optimized(d, s, (long)(unsigned long)a, tmp, return_simm16_rest);
2410   }
2411 
2412   // Creation
2413   Assembler(CodeBuffer* code) : AbstractAssembler(code) {
2414 #ifdef CHECK_DELAY
2415     delay_state = no_delay;
2416 #endif
2417   }
2418 
2419   // Testing
2420 #ifndef PRODUCT
2421   void test_asm();
2422 #endif
2423 };
2424 
2425 
2426 #endif // CPU_PPC_VM_ASSEMBLER_PPC_HPP
--- EOF ---