1 /*
   2  * Copyright (c) 2002, 2018, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_PPC_VM_GLOBALS_PPC_HPP
  27 #define CPU_PPC_VM_GLOBALS_PPC_HPP
  28 
  29 #include "utilities/globalDefinitions.hpp"
  30 #include "utilities/macros.hpp"
  31 
  32 // Sets the default values for platform dependent flags used by the runtime system.
  33 // (see globals.hpp)
  34 
  35 define_pd_global(bool, ShareVtableStubs,      true);
  36 define_pd_global(bool, NeedsDeoptSuspend,     false); // Only register window machines need this.
  37 
  38 
  39 define_pd_global(bool, ImplicitNullChecks,    true);  // Generate code for implicit null checks.
  40 define_pd_global(bool, TrapBasedNullChecks,   true);
  41 define_pd_global(bool, UncommonNullCast,      true);  // Uncommon-trap NULLs passed to check cast.
  42 
  43 #define DEFAULT_STACK_YELLOW_PAGES (2)
  44 #define DEFAULT_STACK_RED_PAGES (1)
  45 // Java_java_net_SocketOutputStream_socketWrite0() uses a 64k buffer on the
  46 // stack if compiled for unix and LP64. To pass stack overflow tests we need
  47 // 20 shadow pages.
  48 #define DEFAULT_STACK_SHADOW_PAGES (20 DEBUG_ONLY(+2))
  49 #define DEFAULT_STACK_RESERVED_PAGES (1)
  50 
  51 #define MIN_STACK_YELLOW_PAGES DEFAULT_STACK_YELLOW_PAGES
  52 #define MIN_STACK_RED_PAGES DEFAULT_STACK_RED_PAGES
  53 #define MIN_STACK_SHADOW_PAGES (3 DEBUG_ONLY(+1))
  54 #define MIN_STACK_RESERVED_PAGES (0)
  55 
  56 define_pd_global(intx, StackYellowPages,      DEFAULT_STACK_YELLOW_PAGES);
  57 define_pd_global(intx, StackRedPages,         DEFAULT_STACK_RED_PAGES);
  58 define_pd_global(intx, StackShadowPages,      DEFAULT_STACK_SHADOW_PAGES);
  59 define_pd_global(intx, StackReservedPages,    DEFAULT_STACK_RESERVED_PAGES);
  60 
  61 // Use large code-entry alignment.
  62 define_pd_global(uintx, CodeCacheSegmentSize,  128);
  63 define_pd_global(intx,  CodeEntryAlignment,    128);
  64 define_pd_global(intx,  OptoLoopAlignment,     16);
  65 define_pd_global(intx,  InlineFrequencyCount,  100);
  66 define_pd_global(intx,  InlineSmallCode,       1500);
  67 
  68 // Flags for template interpreter.
  69 define_pd_global(bool, RewriteBytecodes,      true);
  70 define_pd_global(bool, RewriteFrequentPairs,  true);
  71 
  72 define_pd_global(bool, PreserveFramePointer,  false);
  73 
  74 // GC Ergo Flags
  75 define_pd_global(size_t, CMSYoungGenPerWorker, 16*M);  // Default max size of CMS young gen, per GC worker thread.
  76 
  77 define_pd_global(uintx, TypeProfileLevel, 111);
  78 
  79 define_pd_global(bool, CompactStrings, true);
  80 
  81 // 2x unrolled loop is shorter with more than 9 HeapWords.
  82 define_pd_global(intx, InitArrayShortSize, 9*BytesPerLong);
  83 
  84 define_pd_global(bool, ThreadLocalHandshakes, true);
  85 
  86 // Platform dependent flag handling: flags only defined on this platform.
  87 #define ARCH_FLAGS(develop,      \
  88                    product,      \
  89                    diagnostic,   \
  90                    experimental, \
  91                    notproduct,   \
  92                    range,        \
  93                    constraint,   \
  94                    writeable)    \
  95                                                                             \
  96   product(uintx, PowerArchitecturePPC64, 0,                                 \
  97           "CPU Version: x for PowerX. Currently recognizes Power5 to "      \
  98           "Power8. Default is 0. Newer CPUs will be recognized as Power8.") \
  99                                                                             \
 100   product(bool, SuperwordUseVSX, false,                                     \
 101           "Use Power8 VSX instructions for superword optimization.")        \
 102                                                                             \
 103   /* Reoptimize code-sequences of calls at runtime, e.g. replace an */      \
 104   /* indirect call by a direct call.                                */      \
 105   product(bool, ReoptimizeCallSequences, true,                              \
 106           "Reoptimize code-sequences of calls at runtime.")                 \
 107                                                                             \
 108   /* Power 8: Configure Data Stream Control Register. */                    \
 109   product(uint64_t,DSCR_PPC64, (uintx)-1,                                   \
 110           "Power8 or later: Specify encoded value for Data Stream Control " \
 111           "Register")                                                       \
 112   product(uint64_t,DSCR_DPFD_PPC64, 8,                                      \
 113           "Power8 or later: DPFD (default prefetch depth) value of the "    \
 114           "Data Stream Control Register."                                   \
 115           " 0: hardware default, 1: none, 2-7: min-max, 8: don't touch")    \
 116   product(uint64_t,DSCR_URG_PPC64, 8,                                       \
 117           "Power8 or later: URG (depth attainment urgency) value of the "   \
 118           "Data Stream Control Register."                                   \
 119           " 0: hardware default, 1: none, 2-7: min-max, 8: don't touch")    \
 120                                                                             \
 121   product(bool, UseLoadInstructionsForStackBangingPPC64, false,             \
 122           "Use load instructions for stack banging.")                       \
 123                                                                             \
 124   /* special instructions */                                                \
 125                                                                             \
 126   product(bool, UseCountLeadingZerosInstructionsPPC64, true,                \
 127           "Use count leading zeros instructions.")                          \
 128                                                                             \
 129   product(bool, UseExtendedLoadAndReserveInstructionsPPC64, false,          \
 130           "Use extended versions of load-and-reserve instructions.")        \
 131                                                                             \
 132   product(bool, UseRotateAndMaskInstructionsPPC64, true,                    \
 133           "Use rotate and mask instructions.")                              \
 134                                                                             \
 135   product(bool, UseStaticBranchPredictionInCompareAndSwapPPC64, true,       \
 136           "Use static branch prediction hints in CAS operations.")          \
 137   product(bool, UseStaticBranchPredictionForUncommonPathsPPC64, false,      \
 138           "Use static branch prediction hints for uncommon paths.")         \
 139                                                                             \
 140   product(bool, UsePower6SchedulerPPC64, false,                             \
 141           "Use Power6 Scheduler.")                                          \
 142                                                                             \
 143   product(bool, InsertEndGroupPPC64, false,                                 \
 144           "Insert EndGroup instructions to optimize for Power6.")           \
 145                                                                             \
 146   /* Trap based checks. */                                                  \
 147   /* Trap based checks use the ppc trap instructions to check certain */    \
 148   /* conditions. This instruction raises a SIGTRAP caught by the      */    \
 149   /* exception handler of the VM.                                     */    \
 150   product(bool, UseSIGTRAP, true,                                           \
 151           "Allow trap instructions that make use of SIGTRAP. Use this to "  \
 152           "switch off all optimizations requiring SIGTRAP.")                \
 153   product(bool, TrapBasedICMissChecks, true,                                \
 154           "Raise and handle SIGTRAP if inline cache miss detected.")        \
 155   product(bool, TrapBasedNotEntrantChecks, true,                            \
 156           "Raise and handle SIGTRAP if calling not entrant or zombie"       \
 157           " method.")                                                       \
 158   product(bool, TraceTraps, false, "Trace all traps the signal handler"     \
 159           "handles.")                                                       \
 160                                                                             \
 161   product(bool, ZapMemory, false, "Write 0x0101... to empty memory."        \
 162           " Use this to ease debugging.")                                   \
 163                                                                             \
 164   /* Use Restricted Transactional Memory for lock elision */                \
 165   product(bool, UseRTMLocking, false,                                       \
 166           "Enable RTM lock eliding for inflated locks in compiled code")    \
 167                                                                             \
 168   experimental(bool, UseRTMForStackLocks, false,                            \
 169           "Enable RTM lock eliding for stack locks in compiled code")       \
 170                                                                             \
 171   product(bool, UseRTMDeopt, false,                                         \
 172           "Perform deopt and recompilation based on RTM abort ratio")       \
 173                                                                             \
 174   product(int, RTMRetryCount, 5,                                            \
 175           "Number of RTM retries on lock abort or busy")                    \
 176           range(0, max_jint)                                                \
 177                                                                             \
 178   experimental(int, RTMSpinLoopCount, 100,                                  \
 179           "Spin count for lock to become free before RTM retry")            \
 180           range(0, 32767) /* immediate operand limit on ppc */              \
 181                                                                             \
 182   experimental(int, RTMAbortThreshold, 1000,                                \
 183           "Calculate abort ratio after this number of aborts")              \
 184           range(0, max_jint)                                                \
 185                                                                             \
 186   experimental(int, RTMLockingThreshold, 10000,                             \
 187           "Lock count at which to do RTM lock eliding without "             \
 188           "abort ratio calculation")                                        \
 189           range(0, max_jint)                                                \
 190                                                                             \
 191   experimental(int, RTMAbortRatio, 50,                                      \
 192           "Lock abort ratio at which to stop use RTM lock eliding")         \
 193           range(0, 100) /* natural range */                                 \
 194                                                                             \
 195   experimental(int, RTMTotalCountIncrRate, 64,                              \
 196           "Increment total RTM attempted lock count once every n times")    \
 197           range(1, 32767) /* immediate operand limit on ppc */              \
 198           constraint(RTMTotalCountIncrRateConstraintFunc,AfterErgo)         \
 199                                                                             \
 200   experimental(intx, RTMLockingCalculationDelay, 0,                         \
 201           "Number of milliseconds to wait before start calculating aborts " \
 202           "for RTM locking")                                                \
 203                                                                             \
 204   experimental(bool, UseRTMXendForLockBusy, true,                           \
 205           "Use RTM Xend instead of Xabort when lock busy")                  \
 206 
 207 #endif // CPU_PPC_VM_GLOBALS_PPC_HPP