< prev index next >

src/hotspot/cpu/x86/gc/shenandoah/shenandoah_x86_64.ad

Print this page
rev 53273 : 8217016: Shenandoah: Streamline generation of CAS barriers

*** 81,91 **** ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, $res$$Register, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, false, // swap ! false, $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %} --- 81,91 ---- ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, $res$$Register, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, false, // swap ! $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %}
*** 102,112 **** ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, $res$$Register, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, false, // swap ! false, $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %} --- 102,112 ---- ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, $res$$Register, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, false, // swap ! $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %}
*** 121,131 **** ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, NULL, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, true, // exchange ! false, $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %} --- 121,131 ---- ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, NULL, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, true, // exchange ! $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %}
*** 143,152 **** ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, NULL, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, true, // exchange ! false, $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %} --- 143,152 ---- ins_encode %{ ShenandoahBarrierSet::assembler()->cmpxchg_oop(&_masm, NULL, $mem_ptr$$Address, $oldval$$Register, $newval$$Register, true, // exchange ! $tmp1$$Register, $tmp2$$Register ); %} ins_pipe( pipe_cmpxchg ); %}
< prev index next >