< prev index next >

src/hotspot/cpu/x86/gc/shenandoah/shenandoahBarrierSetAssembler_x86.hpp

Print this page
rev 58065 : 8239081: Shenandoah: Consolidate C1 LRB and native barriers

*** 68,78 **** void storeval_barrier(MacroAssembler* masm, Register dst, Register tmp); #ifdef COMPILER1 void gen_pre_barrier_stub(LIR_Assembler* ce, ShenandoahPreBarrierStub* stub); void gen_load_reference_barrier_stub(LIR_Assembler* ce, ShenandoahLoadReferenceBarrierStub* stub); void generate_c1_pre_barrier_runtime_stub(StubAssembler* sasm); ! void generate_c1_load_reference_barrier_runtime_stub(StubAssembler* sasm); #endif void load_reference_barrier(MacroAssembler* masm, Register dst, Address src); void load_reference_barrier_native(MacroAssembler* masm, Register dst, Address src); --- 68,78 ---- void storeval_barrier(MacroAssembler* masm, Register dst, Register tmp); #ifdef COMPILER1 void gen_pre_barrier_stub(LIR_Assembler* ce, ShenandoahPreBarrierStub* stub); void gen_load_reference_barrier_stub(LIR_Assembler* ce, ShenandoahLoadReferenceBarrierStub* stub); void generate_c1_pre_barrier_runtime_stub(StubAssembler* sasm); ! void generate_c1_load_reference_barrier_runtime_stub(StubAssembler* sasm, bool native); #endif void load_reference_barrier(MacroAssembler* masm, Register dst, Address src); void load_reference_barrier_native(MacroAssembler* masm, Register dst, Address src);
< prev index next >