< prev index next >

src/cpu/aarch64/vm/vm_version_aarch64.cpp

Print this page 
rev 12379 : 8162338: AArch64: Intrinsify fused mac operations
Reviewed-by:


 245   }
 246 
 247   if (UseAESCTRIntrinsics) {
 248     warning("AES/CTR intrinsics are not available on this CPU");
 249     FLAG_SET_DEFAULT(UseAESCTRIntrinsics, false);
 250   }
 251 
 252   if (FLAG_IS_DEFAULT(UseCRC32Intrinsics)) {
 253     UseCRC32Intrinsics = true;
 254   }
 255 
 256   if (auxv & HWCAP_CRC32) {
 257     if (FLAG_IS_DEFAULT(UseCRC32CIntrinsics)) {
 258       FLAG_SET_DEFAULT(UseCRC32CIntrinsics, true);
 259     }
 260   } else if (UseCRC32CIntrinsics) {
 261     warning("CRC32C is not available on the CPU");
 262     FLAG_SET_DEFAULT(UseCRC32CIntrinsics, false);
 263   }
 264 
 265   if (UseFMA) {
 266     warning("FMA instructions are not available on this CPU");
 267     FLAG_SET_DEFAULT(UseFMA, false);
 268   }
 269 
 270   if (auxv & (HWCAP_SHA1 | HWCAP_SHA2)) {
 271     if (FLAG_IS_DEFAULT(UseSHA)) {
 272       FLAG_SET_DEFAULT(UseSHA, true);
 273     }
 274   } else if (UseSHA) {
 275     warning("SHA instructions are not available on this CPU");
 276     FLAG_SET_DEFAULT(UseSHA, false);
 277   }
 278 
 279   if (UseSHA && (auxv & HWCAP_SHA1)) {
 280     if (FLAG_IS_DEFAULT(UseSHA1Intrinsics)) {
 281       FLAG_SET_DEFAULT(UseSHA1Intrinsics, true);
 282     }
 283   } else if (UseSHA1Intrinsics) {
 284     warning("Intrinsics for SHA-1 crypto hash functions not available on this CPU.");
 285     FLAG_SET_DEFAULT(UseSHA1Intrinsics, false);
 286   }
 287 




 245   }
 246 
 247   if (UseAESCTRIntrinsics) {
 248     warning("AES/CTR intrinsics are not available on this CPU");
 249     FLAG_SET_DEFAULT(UseAESCTRIntrinsics, false);
 250   }
 251 
 252   if (FLAG_IS_DEFAULT(UseCRC32Intrinsics)) {
 253     UseCRC32Intrinsics = true;
 254   }
 255 
 256   if (auxv & HWCAP_CRC32) {
 257     if (FLAG_IS_DEFAULT(UseCRC32CIntrinsics)) {
 258       FLAG_SET_DEFAULT(UseCRC32CIntrinsics, true);
 259     }
 260   } else if (UseCRC32CIntrinsics) {
 261     warning("CRC32C is not available on the CPU");
 262     FLAG_SET_DEFAULT(UseCRC32CIntrinsics, false);
 263   }
 264 
 265   if (FLAG_IS_DEFAULT(UseFMA)) {
 266     FLAG_SET_DEFAULT(UseFMA, true);

 267   }
 268 
 269   if (auxv & (HWCAP_SHA1 | HWCAP_SHA2)) {
 270     if (FLAG_IS_DEFAULT(UseSHA)) {
 271       FLAG_SET_DEFAULT(UseSHA, true);
 272     }
 273   } else if (UseSHA) {
 274     warning("SHA instructions are not available on this CPU");
 275     FLAG_SET_DEFAULT(UseSHA, false);
 276   }
 277 
 278   if (UseSHA && (auxv & HWCAP_SHA1)) {
 279     if (FLAG_IS_DEFAULT(UseSHA1Intrinsics)) {
 280       FLAG_SET_DEFAULT(UseSHA1Intrinsics, true);
 281     }
 282   } else if (UseSHA1Intrinsics) {
 283     warning("Intrinsics for SHA-1 crypto hash functions not available on this CPU.");
 284     FLAG_SET_DEFAULT(UseSHA1Intrinsics, false);
 285   }
 286
< prev index next >