src/hotspot/cpu/x86/assembler_x86.cpp

*** 7765,7806 ****
    }
  }
  
  void Assembler::cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(!VM_Version::supports_evex(), "");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F, &attributes);
    emit_int8((unsigned char)0xC2);
    emit_int8((unsigned char)(0xC0 | encode));
    emit_int8((unsigned char)(0xF & cop));
  }
  
  void Assembler::blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(!VM_Version::supports_evex(), "");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src1->encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &attributes);
    emit_int8((unsigned char)0x4B);
    emit_int8((unsigned char)(0xC0 | encode));
    int src2_enc = src2->encoding();
    emit_int8((unsigned char)(0xF0 & src2_enc<<4));
  }
  
  void Assembler::cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(!VM_Version::supports_evex(), "");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &attributes);
    emit_int8((unsigned char)0xC2);
    emit_int8((unsigned char)(0xC0 | encode));
    emit_int8((unsigned char)(0xF & cop));
  }
  
  void Assembler::blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(!VM_Version::supports_evex(), "");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src1->encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &attributes);
    emit_int8((unsigned char)0x4A);
    emit_int8((unsigned char)(0xC0 | encode));
    int src2_enc = src2->encoding();
--- 7765,7844 ----
    }
  }
  
  void Assembler::cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(vector_len < 2, "");
!   assert((dst->encoding() < 16 && nds->encoding() < 16 && src->encoding() < 16) ,"XMM register should be 0-15");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_66, VEX_OPCODE_0F, &attributes);
    emit_int8((unsigned char)0xC2);
    emit_int8((unsigned char)(0xC0 | encode));
    emit_int8((unsigned char)(0xF & cop));
  }
  
+ void Assembler::vmaxps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
+   assert(VM_Version::supports_avx(), "");
+   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
+   int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &attributes);
+   emit_int8(0x5F);
+   emit_int8((unsigned char)(0xC0 | encode));
+ }
+ 
+ void Assembler::vmaxpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
+   assert(VM_Version::supports_avx(), "");
+   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
+   attributes.set_rex_vex_w_reverted();
+   int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src->encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &attributes);
+   emit_int8(0x5F);
+   emit_int8((unsigned char)(0xC0 | encode));
+ }
+ 
+ void Assembler::vminps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
+   assert(VM_Version::supports_avx(), "");
+   InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
+   int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &attributes);
+   emit_int8(0x5D);
+   emit_int8((unsigned char)(0xC0 | encode));
+ }
+ 
+ void Assembler::vminpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
+   assert(VM_Version::supports_avx(), "");
+   InstructionAttr attributes(vector_len, /* vex_w */ VM_Version::supports_evex(), /* legacy_mode */ false, /* no_mask_reg */ true, /* uses_vl */ true);
+   attributes.set_rex_vex_w_reverted();
+   int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src->encoding(), VEX_SIMD_66, VEX_OPCODE_0F, &attributes);
+   emit_int8(0x5D);
+   emit_int8((unsigned char)(0xC0 | encode));
+ }
+ 
  void Assembler::blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(vector_len < 2, "");
!   assert((dst->encoding() < 16 && nds->encoding() < 16 && src1->encoding() < 16 && src2->encoding() < 16) ,"XMM register should be 0-15");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src1->encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &attributes);
    emit_int8((unsigned char)0x4B);
    emit_int8((unsigned char)(0xC0 | encode));
    int src2_enc = src2->encoding();
    emit_int8((unsigned char)(0xF0 & src2_enc<<4));
  }
  
  void Assembler::cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(vector_len < 2, "");
!   assert((dst->encoding() < 16 && nds->encoding() < 16 && src->encoding() < 16) ,"XMM register should be 0-15");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = simd_prefix_and_encode(dst, nds, src, VEX_SIMD_NONE, VEX_OPCODE_0F, &attributes);
    emit_int8((unsigned char)0xC2);
    emit_int8((unsigned char)(0xC0 | encode));
    emit_int8((unsigned char)(0xF & cop));
  }
  
  void Assembler::blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len) {
    assert(VM_Version::supports_avx(), "");
!   assert(vector_len < 2, "");
!   assert((dst->encoding() < 16 && nds->encoding() < 16 && src1->encoding() < 16 && src2->encoding() < 16) ,"XMM register should be 0-15");
    InstructionAttr attributes(vector_len, /* vex_w */ false, /* legacy_mode */ true, /* no_mask_reg */ true, /* uses_vl */ true);
    int encode = vex_prefix_and_encode(dst->encoding(), nds->encoding(), src1->encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3A, &attributes);
    emit_int8((unsigned char)0x4A);
    emit_int8((unsigned char)(0xC0 | encode));
    int src2_enc = src2->encoding();