1 /*
2 * Copyright (c) 1997, 2016, Oracle and/or its affiliates. All rights reserved.
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
4 *
5 * This code is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 only, as
7 * published by the Free Software Foundation.
8 *
9 * This code is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
12 * version 2 for more details (a copy is included in the LICENSE file that
13 * accompanied this code).
14 *
15 * You should have received a copy of the GNU General Public License version
16 * 2 along with this work; if not, write to the Free Software Foundation,
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20 * or visit www.oracle.com if you need additional information or have any
21 * questions.
22 *
23 */
24
25 #ifndef CPU_X86_VM_MACROASSEMBLER_X86_HPP
26 #define CPU_X86_VM_MACROASSEMBLER_X86_HPP
27
28 #include "asm/assembler.hpp"
29 #include "utilities/macros.hpp"
30 #include "runtime/rtmLocking.hpp"
31
32 // MacroAssembler extends Assembler by frequently used macros.
33 //
34 // Instructions for which a 'better' code sequence exists depending
35 // on arguments should also go in here.
36
37 class MacroAssembler: public Assembler {
38 friend class LIR_Assembler;
39 friend class Runtime1; // as_Address()
40
41 protected:
42
43 Address as_Address(AddressLiteral adr);
44 Address as_Address(ArrayAddress adr);
45
46 // Support for VM calls
47 //
48 // This is the base routine called by the different versions of call_VM_leaf. The interpreter
49 // may customize this version by overriding it for its purposes (e.g., to save/restore
50 // additional registers when doing a VM call).
51
52 virtual void call_VM_leaf_base(
53 address entry_point, // the entry point
54 int number_of_arguments // the number of arguments to pop after the call
55 );
56
57 // This is the base routine called by the different versions of call_VM. The interpreter
58 // may customize this version by overriding it for its purposes (e.g., to save/restore
59 // additional registers when doing a VM call).
60 //
61 // If no java_thread register is specified (noreg) than rdi will be used instead. call_VM_base
62 // returns the register which contains the thread upon return. If a thread register has been
63 // specified, the return value will correspond to that register. If no last_java_sp is specified
64 // (noreg) than rsp will be used instead.
65 virtual void call_VM_base( // returns the register containing the thread upon return
66 Register oop_result, // where an oop-result ends up if any; use noreg otherwise
67 Register java_thread, // the thread if computed before ; use noreg otherwise
68 Register last_java_sp, // to set up last_Java_frame in stubs; use noreg otherwise
69 address entry_point, // the entry point
70 int number_of_arguments, // the number of arguments (w/o thread) to pop after the call
71 bool check_exceptions // whether to check for pending exceptions after return
72 );
73
74 // These routines should emit JVMTI PopFrame and ForceEarlyReturn handling code.
75 // The implementation is only non-empty for the InterpreterMacroAssembler,
76 // as only the interpreter handles PopFrame and ForceEarlyReturn requests.
77 virtual void check_and_handle_popframe(Register java_thread);
78 virtual void check_and_handle_earlyret(Register java_thread);
79
80 void call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions = true);
81
82 // helpers for FPU flag access
83 // tmp is a temporary register, if none is available use noreg
84 void save_rax (Register tmp);
85 void restore_rax(Register tmp);
86
87 public:
88 MacroAssembler(CodeBuffer* code) : Assembler(code) {}
89
90 // Support for NULL-checks
91 //
92 // Generates code that causes a NULL OS exception if the content of reg is NULL.
93 // If the accessed location is M[reg + offset] and the offset is known, provide the
94 // offset. No explicit code generation is needed if the offset is within a certain
95 // range (0 <= offset <= page_size).
96
97 void null_check(Register reg, int offset = -1);
98 static bool needs_explicit_null_check(intptr_t offset);
99
100 // Required platform-specific helpers for Label::patch_instructions.
101 // They _shadow_ the declarations in AbstractAssembler, which are undefined.
102 void pd_patch_instruction(address branch, address target) {
103 unsigned char op = branch[0];
104 assert(op == 0xE8 /* call */ ||
105 op == 0xE9 /* jmp */ ||
106 op == 0xEB /* short jmp */ ||
107 (op & 0xF0) == 0x70 /* short jcc */ ||
108 op == 0x0F && (branch[1] & 0xF0) == 0x80 /* jcc */ ||
109 op == 0xC7 && branch[1] == 0xF8 /* xbegin */,
110 "Invalid opcode at patch point");
111
112 if (op == 0xEB || (op & 0xF0) == 0x70) {
113 // short offset operators (jmp and jcc)
114 char* disp = (char*) &branch[1];
115 int imm8 = target - (address) &disp[1];
116 guarantee(this->is8bit(imm8), "Short forward jump exceeds 8-bit offset");
117 *disp = imm8;
118 } else {
119 int* disp = (int*) &branch[(op == 0x0F || op == 0xC7)? 2: 1];
120 int imm32 = target - (address) &disp[1];
121 *disp = imm32;
122 }
123 }
124
125 // The following 4 methods return the offset of the appropriate move instruction
126
127 // Support for fast byte/short loading with zero extension (depending on particular CPU)
128 int load_unsigned_byte(Register dst, Address src);
129 int load_unsigned_short(Register dst, Address src);
130
131 // Support for fast byte/short loading with sign extension (depending on particular CPU)
132 int load_signed_byte(Register dst, Address src);
133 int load_signed_short(Register dst, Address src);
134
135 // Support for sign-extension (hi:lo = extend_sign(lo))
136 void extend_sign(Register hi, Register lo);
137
138 // Load and store values by size and signed-ness
139 void load_sized_value(Register dst, Address src, size_t size_in_bytes, bool is_signed, Register dst2 = noreg);
140 void store_sized_value(Address dst, Register src, size_t size_in_bytes, Register src2 = noreg);
141
142 // Support for inc/dec with optimal instruction selection depending on value
143
144 void increment(Register reg, int value = 1) { LP64_ONLY(incrementq(reg, value)) NOT_LP64(incrementl(reg, value)) ; }
145 void decrement(Register reg, int value = 1) { LP64_ONLY(decrementq(reg, value)) NOT_LP64(decrementl(reg, value)) ; }
146
147 void decrementl(Address dst, int value = 1);
148 void decrementl(Register reg, int value = 1);
149
150 void decrementq(Register reg, int value = 1);
151 void decrementq(Address dst, int value = 1);
152
153 void incrementl(Address dst, int value = 1);
154 void incrementl(Register reg, int value = 1);
155
156 void incrementq(Register reg, int value = 1);
157 void incrementq(Address dst, int value = 1);
158
159 // Support optimal SSE move instructions.
160 void movflt(XMMRegister dst, XMMRegister src) {
161 if (UseXmmRegToRegMoveAll) { movaps(dst, src); return; }
162 else { movss (dst, src); return; }
163 }
164 void movflt(XMMRegister dst, Address src) { movss(dst, src); }
165 void movflt(XMMRegister dst, AddressLiteral src);
166 void movflt(Address dst, XMMRegister src) { movss(dst, src); }
167
168 void movdbl(XMMRegister dst, XMMRegister src) {
169 if (UseXmmRegToRegMoveAll) { movapd(dst, src); return; }
170 else { movsd (dst, src); return; }
171 }
172
173 void movdbl(XMMRegister dst, AddressLiteral src);
174
175 void movdbl(XMMRegister dst, Address src) {
176 if (UseXmmLoadAndClearUpper) { movsd (dst, src); return; }
177 else { movlpd(dst, src); return; }
178 }
179 void movdbl(Address dst, XMMRegister src) { movsd(dst, src); }
180
181 void incrementl(AddressLiteral dst);
182 void incrementl(ArrayAddress dst);
183
184 void incrementq(AddressLiteral dst);
185
186 // Alignment
187 void align(int modulus);
188 void align(int modulus, int target);
189
190 // A 5 byte nop that is safe for patching (see patch_verified_entry)
191 void fat_nop();
192
193 // Stack frame creation/removal
194 void enter();
195 void leave();
196
197 // Support for getting the JavaThread pointer (i.e.; a reference to thread-local information)
198 // The pointer will be loaded into the thread register.
199 void get_thread(Register thread);
200
201
202 // Support for VM calls
203 //
204 // It is imperative that all calls into the VM are handled via the call_VM macros.
205 // They make sure that the stack linkage is setup correctly. call_VM's correspond
206 // to ENTRY/ENTRY_X entry points while call_VM_leaf's correspond to LEAF entry points.
207
208
209 void call_VM(Register oop_result,
210 address entry_point,
211 bool check_exceptions = true);
212 void call_VM(Register oop_result,
213 address entry_point,
214 Register arg_1,
215 bool check_exceptions = true);
216 void call_VM(Register oop_result,
217 address entry_point,
218 Register arg_1, Register arg_2,
219 bool check_exceptions = true);
220 void call_VM(Register oop_result,
221 address entry_point,
222 Register arg_1, Register arg_2, Register arg_3,
223 bool check_exceptions = true);
224
225 // Overloadings with last_Java_sp
226 void call_VM(Register oop_result,
227 Register last_java_sp,
228 address entry_point,
229 int number_of_arguments = 0,
230 bool check_exceptions = true);
231 void call_VM(Register oop_result,
232 Register last_java_sp,
233 address entry_point,
234 Register arg_1, bool
235 check_exceptions = true);
236 void call_VM(Register oop_result,
237 Register last_java_sp,
238 address entry_point,
239 Register arg_1, Register arg_2,
240 bool check_exceptions = true);
241 void call_VM(Register oop_result,
242 Register last_java_sp,
243 address entry_point,
244 Register arg_1, Register arg_2, Register arg_3,
245 bool check_exceptions = true);
246
247 void get_vm_result (Register oop_result, Register thread);
248 void get_vm_result_2(Register metadata_result, Register thread);
249
250 // These always tightly bind to MacroAssembler::call_VM_base
251 // bypassing the virtual implementation
252 void super_call_VM(Register oop_result, Register last_java_sp, address entry_point, int number_of_arguments = 0, bool check_exceptions = true);
253 void super_call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, bool check_exceptions = true);
254 void super_call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, bool check_exceptions = true);
255 void super_call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, Register arg_3, bool check_exceptions = true);
256 void super_call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, Register arg_3, Register arg_4, bool check_exceptions = true);
257
258 void call_VM_leaf(address entry_point,
259 int number_of_arguments = 0);
260 void call_VM_leaf(address entry_point,
261 Register arg_1);
262 void call_VM_leaf(address entry_point,
263 Register arg_1, Register arg_2);
264 void call_VM_leaf(address entry_point,
265 Register arg_1, Register arg_2, Register arg_3);
266
267 // These always tightly bind to MacroAssembler::call_VM_leaf_base
268 // bypassing the virtual implementation
269 void super_call_VM_leaf(address entry_point);
270 void super_call_VM_leaf(address entry_point, Register arg_1);
271 void super_call_VM_leaf(address entry_point, Register arg_1, Register arg_2);
272 void super_call_VM_leaf(address entry_point, Register arg_1, Register arg_2, Register arg_3);
273 void super_call_VM_leaf(address entry_point, Register arg_1, Register arg_2, Register arg_3, Register arg_4);
274
275 // last Java Frame (fills frame anchor)
276 void set_last_Java_frame(Register thread,
277 Register last_java_sp,
278 Register last_java_fp,
279 address last_java_pc);
280
281 // thread in the default location (r15_thread on 64bit)
282 void set_last_Java_frame(Register last_java_sp,
283 Register last_java_fp,
284 address last_java_pc);
285
286 void reset_last_Java_frame(Register thread, bool clear_fp, bool clear_pc);
287
288 // thread in the default location (r15_thread on 64bit)
289 void reset_last_Java_frame(bool clear_fp, bool clear_pc);
290
291 // Stores
292 void store_check(Register obj); // store check for obj - register is destroyed afterwards
293 void store_check(Register obj, Address dst); // same as above, dst is exact store location (reg. is destroyed)
294
295 #if INCLUDE_ALL_GCS
296
297 void g1_write_barrier_pre(Register obj,
298 Register pre_val,
299 Register thread,
300 Register tmp,
301 bool tosca_live,
302 bool expand_call);
303
304 void g1_write_barrier_post(Register store_addr,
305 Register new_val,
306 Register thread,
307 Register tmp,
308 Register tmp2);
309
310 #endif // INCLUDE_ALL_GCS
311
312 // C 'boolean' to Java boolean: x == 0 ? 0 : 1
313 void c2bool(Register x);
314
315 // C++ bool manipulation
316
317 void movbool(Register dst, Address src);
318 void movbool(Address dst, bool boolconst);
319 void movbool(Address dst, Register src);
320 void testbool(Register dst);
321
322 // oop manipulations
323 void load_klass(Register dst, Register src);
324 void store_klass(Register dst, Register src);
325
326 void load_heap_oop(Register dst, Address src);
327 void load_heap_oop_not_null(Register dst, Address src);
328 void store_heap_oop(Address dst, Register src);
329 void cmp_heap_oop(Register src1, Address src2, Register tmp = noreg);
330
331 // Used for storing NULL. All other oop constants should be
332 // stored using routines that take a jobject.
333 void store_heap_oop_null(Address dst);
334
335 void load_prototype_header(Register dst, Register src);
336
337 #ifdef _LP64
338 void store_klass_gap(Register dst, Register src);
339
340 // This dummy is to prevent a call to store_heap_oop from
341 // converting a zero (like NULL) into a Register by giving
342 // the compiler two choices it can't resolve
343
344 void store_heap_oop(Address dst, void* dummy);
345
346 void encode_heap_oop(Register r);
347 void decode_heap_oop(Register r);
348 void encode_heap_oop_not_null(Register r);
349 void decode_heap_oop_not_null(Register r);
350 void encode_heap_oop_not_null(Register dst, Register src);
351 void decode_heap_oop_not_null(Register dst, Register src);
352
353 void set_narrow_oop(Register dst, jobject obj);
354 void set_narrow_oop(Address dst, jobject obj);
355 void cmp_narrow_oop(Register dst, jobject obj);
356 void cmp_narrow_oop(Address dst, jobject obj);
357
358 void encode_klass_not_null(Register r);
359 void decode_klass_not_null(Register r);
360 void encode_klass_not_null(Register dst, Register src);
361 void decode_klass_not_null(Register dst, Register src);
362 void set_narrow_klass(Register dst, Klass* k);
363 void set_narrow_klass(Address dst, Klass* k);
364 void cmp_narrow_klass(Register dst, Klass* k);
365 void cmp_narrow_klass(Address dst, Klass* k);
366
367 // Returns the byte size of the instructions generated by decode_klass_not_null()
368 // when compressed klass pointers are being used.
369 static int instr_size_for_decode_klass_not_null();
370
371 // if heap base register is used - reinit it with the correct value
372 void reinit_heapbase();
373
374 DEBUG_ONLY(void verify_heapbase(const char* msg);)
375
376 #endif // _LP64
377
378 // Int division/remainder for Java
379 // (as idivl, but checks for special case as described in JVM spec.)
380 // returns idivl instruction offset for implicit exception handling
381 int corrected_idivl(Register reg);
382
383 // Long division/remainder for Java
384 // (as idivq, but checks for special case as described in JVM spec.)
385 // returns idivq instruction offset for implicit exception handling
386 int corrected_idivq(Register reg);
387
388 void int3();
389
390 // Long operation macros for a 32bit cpu
391 // Long negation for Java
392 void lneg(Register hi, Register lo);
393
394 // Long multiplication for Java
395 // (destroys contents of eax, ebx, ecx and edx)
396 void lmul(int x_rsp_offset, int y_rsp_offset); // rdx:rax = x * y
397
398 // Long shifts for Java
399 // (semantics as described in JVM spec.)
400 void lshl(Register hi, Register lo); // hi:lo << (rcx & 0x3f)
401 void lshr(Register hi, Register lo, bool sign_extension = false); // hi:lo >> (rcx & 0x3f)
402
403 // Long compare for Java
404 // (semantics as described in JVM spec.)
405 void lcmp2int(Register x_hi, Register x_lo, Register y_hi, Register y_lo); // x_hi = lcmp(x, y)
406
407
408 // misc
409
410 // Sign extension
411 void sign_extend_short(Register reg);
412 void sign_extend_byte(Register reg);
413
414 // Division by power of 2, rounding towards 0
415 void division_with_shift(Register reg, int shift_value);
416
417 // Compares the top-most stack entries on the FPU stack and sets the eflags as follows:
418 //
419 // CF (corresponds to C0) if x < y
420 // PF (corresponds to C2) if unordered
421 // ZF (corresponds to C3) if x = y
422 //
423 // The arguments are in reversed order on the stack (i.e., top of stack is first argument).
424 // tmp is a temporary register, if none is available use noreg (only matters for non-P6 code)
425 void fcmp(Register tmp);
426 // Variant of the above which allows y to be further down the stack
427 // and which only pops x and y if specified. If pop_right is
428 // specified then pop_left must also be specified.
429 void fcmp(Register tmp, int index, bool pop_left, bool pop_right);
430
431 // Floating-point comparison for Java
432 // Compares the top-most stack entries on the FPU stack and stores the result in dst.
433 // The arguments are in reversed order on the stack (i.e., top of stack is first argument).
434 // (semantics as described in JVM spec.)
435 void fcmp2int(Register dst, bool unordered_is_less);
436 // Variant of the above which allows y to be further down the stack
437 // and which only pops x and y if specified. If pop_right is
438 // specified then pop_left must also be specified.
439 void fcmp2int(Register dst, bool unordered_is_less, int index, bool pop_left, bool pop_right);
440
441 // Floating-point remainder for Java (ST0 = ST0 fremr ST1, ST1 is empty afterwards)
442 // tmp is a temporary register, if none is available use noreg
443 void fremr(Register tmp);
444
445
446 // same as fcmp2int, but using SSE2
447 void cmpss2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less);
448 void cmpsd2int(XMMRegister opr1, XMMRegister opr2, Register dst, bool unordered_is_less);
449
450 // Inlined sin/cos generator for Java; must not use CPU instruction
451 // directly on Intel as it does not have high enough precision
452 // outside of the range [-pi/4, pi/4]. Extra argument indicate the
453 // number of FPU stack slots in use; all but the topmost will
454 // require saving if a slow case is necessary. Assumes argument is
455 // on FP TOS; result is on FP TOS. No cpu registers are changed by
456 // this code.
457 void trigfunc(char trig, int num_fpu_regs_in_use = 1);
458
459 // branch to L if FPU flag C2 is set/not set
460 // tmp is a temporary register, if none is available use noreg
461 void jC2 (Register tmp, Label& L);
462 void jnC2(Register tmp, Label& L);
463
464 // Pop ST (ffree & fincstp combined)
465 void fpop();
466
467 // Load float value from 'address'. If UseSSE >= 1, the value is loaded into
468 // register xmm0. Otherwise, the value is loaded onto the FPU stack.
469 void load_float(Address src);
470
471 // Store float value to 'address'. If UseSSE >= 1, the value is stored
472 // from register xmm0. Otherwise, the value is stored from the FPU stack.
473 void store_float(Address dst);
474
475 // Load double value from 'address'. If UseSSE >= 2, the value is loaded into
476 // register xmm0. Otherwise, the value is loaded onto the FPU stack.
477 void load_double(Address src);
478
479 // Store double value to 'address'. If UseSSE >= 2, the value is stored
480 // from register xmm0. Otherwise, the value is stored from the FPU stack.
481 void store_double(Address dst);
482
483 // pushes double TOS element of FPU stack on CPU stack; pops from FPU stack
484 void push_fTOS();
485
486 // pops double TOS element from CPU stack and pushes on FPU stack
487 void pop_fTOS();
488
489 void empty_FPU_stack();
490
491 void push_IU_state();
492 void pop_IU_state();
493
494 void push_FPU_state();
495 void pop_FPU_state();
496
497 void push_CPU_state();
498 void pop_CPU_state();
499
500 // Round up to a power of two
501 void round_to(Register reg, int modulus);
502
503 // Callee saved registers handling
504 void push_callee_saved_registers();
505 void pop_callee_saved_registers();
506
507 // allocation
508 void eden_allocate(
509 Register obj, // result: pointer to object after successful allocation
510 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise
511 int con_size_in_bytes, // object size in bytes if known at compile time
512 Register t1, // temp register
513 Label& slow_case // continuation point if fast allocation fails
514 );
515 void tlab_allocate(
516 Register obj, // result: pointer to object after successful allocation
517 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise
518 int con_size_in_bytes, // object size in bytes if known at compile time
519 Register t1, // temp register
520 Register t2, // temp register
521 Label& slow_case // continuation point if fast allocation fails
522 );
523 Register tlab_refill(Label& retry_tlab, Label& try_eden, Label& slow_case); // returns TLS address
524 void zero_memory(Register address, Register length_in_bytes, int offset_in_bytes, Register temp);
525
526 void incr_allocated_bytes(Register thread,
527 Register var_size_in_bytes, int con_size_in_bytes,
528 Register t1 = noreg);
529
530 // interface method calling
531 void lookup_interface_method(Register recv_klass,
532 Register intf_klass,
533 RegisterOrConstant itable_index,
534 Register method_result,
535 Register scan_temp,
536 Label& no_such_interface);
537
538 // virtual method calling
539 void lookup_virtual_method(Register recv_klass,
540 RegisterOrConstant vtable_index,
541 Register method_result);
542
543 // Test sub_klass against super_klass, with fast and slow paths.
544
545 // The fast path produces a tri-state answer: yes / no / maybe-slow.
546 // One of the three labels can be NULL, meaning take the fall-through.
547 // If super_check_offset is -1, the value is loaded up from super_klass.
548 // No registers are killed, except temp_reg.
549 void check_klass_subtype_fast_path(Register sub_klass,
550 Register super_klass,
551 Register temp_reg,
552 Label* L_success,
553 Label* L_failure,
554 Label* L_slow_path,
555 RegisterOrConstant super_check_offset = RegisterOrConstant(-1));
556
557 // The rest of the type check; must be wired to a corresponding fast path.
558 // It does not repeat the fast path logic, so don't use it standalone.
559 // The temp_reg and temp2_reg can be noreg, if no temps are available.
560 // Updates the sub's secondary super cache as necessary.
561 // If set_cond_codes, condition codes will be Z on success, NZ on failure.
562 void check_klass_subtype_slow_path(Register sub_klass,
563 Register super_klass,
564 Register temp_reg,
565 Register temp2_reg,
566 Label* L_success,
567 Label* L_failure,
568 bool set_cond_codes = false);
569
570 // Simplified, combined version, good for typical uses.
571 // Falls through on failure.
572 void check_klass_subtype(Register sub_klass,
573 Register super_klass,
574 Register temp_reg,
575 Label& L_success);
576
577 // method handles (JSR 292)
578 Address argument_address(RegisterOrConstant arg_slot, int extra_slot_offset = 0);
579
580 //----
581 void set_word_if_not_zero(Register reg); // sets reg to 1 if not zero, otherwise 0
582
583 // Debugging
584
585 // only if +VerifyOops
586 // TODO: Make these macros with file and line like sparc version!
587 void verify_oop(Register reg, const char* s = "broken oop");
588 void verify_oop_addr(Address addr, const char * s = "broken oop addr");
589
590 // TODO: verify method and klass metadata (compare against vptr?)
591 void _verify_method_ptr(Register reg, const char * msg, const char * file, int line) {}
592 void _verify_klass_ptr(Register reg, const char * msg, const char * file, int line){}
593
594 #define verify_method_ptr(reg) _verify_method_ptr(reg, "broken method " #reg, __FILE__, __LINE__)
595 #define verify_klass_ptr(reg) _verify_klass_ptr(reg, "broken klass " #reg, __FILE__, __LINE__)
596
597 // only if +VerifyFPU
598 void verify_FPU(int stack_depth, const char* s = "illegal FPU state");
599
600 // Verify or restore cpu control state after JNI call
601 void restore_cpu_control_state_after_jni();
602
603 // prints msg, dumps registers and stops execution
604 void stop(const char* msg);
605
606 // prints msg and continues
607 void warn(const char* msg);
608
609 // dumps registers and other state
610 void print_state();
611
612 static void debug32(int rdi, int rsi, int rbp, int rsp, int rbx, int rdx, int rcx, int rax, int eip, char* msg);
613 static void debug64(char* msg, int64_t pc, int64_t regs[]);
614 static void print_state32(int rdi, int rsi, int rbp, int rsp, int rbx, int rdx, int rcx, int rax, int eip);
615 static void print_state64(int64_t pc, int64_t regs[]);
616
617 void os_breakpoint();
618
619 void untested() { stop("untested"); }
620
621 void unimplemented(const char* what = "") { char* b = new char[1024]; jio_snprintf(b, 1024, "unimplemented: %s", what); stop(b); }
622
623 void should_not_reach_here() { stop("should not reach here"); }
624
625 void print_CPU_state();
626
627 // Stack overflow checking
628 void bang_stack_with_offset(int offset) {
629 // stack grows down, caller passes positive offset
630 assert(offset > 0, "must bang with negative offset");
631 movl(Address(rsp, (-offset)), rax);
632 }
633
634 // Writes to stack successive pages until offset reached to check for
635 // stack overflow + shadow pages. Also, clobbers tmp
636 void bang_stack_size(Register size, Register tmp);
637
638 // Check for reserved stack access in method being exited (for JIT)
639 void reserved_stack_check();
640
641 virtual RegisterOrConstant delayed_value_impl(intptr_t* delayed_value_addr,
642 Register tmp,
643 int offset);
644
645 // Support for serializing memory accesses between threads
646 void serialize_memory(Register thread, Register tmp);
647
648 void verify_tlab();
649
650 // Biased locking support
651 // lock_reg and obj_reg must be loaded up with the appropriate values.
652 // swap_reg must be rax, and is killed.
653 // tmp_reg is optional. If it is supplied (i.e., != noreg) it will
654 // be killed; if not supplied, push/pop will be used internally to
655 // allocate a temporary (inefficient, avoid if possible).
656 // Optional slow case is for implementations (interpreter and C1) which branch to
657 // slow case directly. Leaves condition codes set for C2's Fast_Lock node.
658 // Returns offset of first potentially-faulting instruction for null
659 // check info (currently consumed only by C1). If
660 // swap_reg_contains_mark is true then returns -1 as it is assumed
661 // the calling code has already passed any potential faults.
662 int biased_locking_enter(Register lock_reg, Register obj_reg,
663 Register swap_reg, Register tmp_reg,
664 bool swap_reg_contains_mark,
665 Label& done, Label* slow_case = NULL,
666 BiasedLockingCounters* counters = NULL);
667 void biased_locking_exit (Register obj_reg, Register temp_reg, Label& done);
668 #ifdef COMPILER2
669 // Code used by cmpFastLock and cmpFastUnlock mach instructions in .ad file.
670 // See full desription in macroAssembler_x86.cpp.
671 void fast_lock(Register obj, Register box, Register tmp,
672 Register scr, Register cx1, Register cx2,
673 BiasedLockingCounters* counters,
674 RTMLockingCounters* rtm_counters,
675 RTMLockingCounters* stack_rtm_counters,
676 Metadata* method_data,
677 bool use_rtm, bool profile_rtm);
678 void fast_unlock(Register obj, Register box, Register tmp, bool use_rtm);
679 #if INCLUDE_RTM_OPT
680 void rtm_counters_update(Register abort_status, Register rtm_counters);
681 void branch_on_random_using_rdtsc(Register tmp, Register scr, int count, Label& brLabel);
682 void rtm_abort_ratio_calculation(Register tmp, Register rtm_counters_reg,
683 RTMLockingCounters* rtm_counters,
684 Metadata* method_data);
685 void rtm_profiling(Register abort_status_Reg, Register rtm_counters_Reg,
686 RTMLockingCounters* rtm_counters, Metadata* method_data, bool profile_rtm);
687 void rtm_retry_lock_on_abort(Register retry_count, Register abort_status, Label& retryLabel);
688 void rtm_retry_lock_on_busy(Register retry_count, Register box, Register tmp, Register scr, Label& retryLabel);
689 void rtm_stack_locking(Register obj, Register tmp, Register scr,
690 Register retry_on_abort_count,
691 RTMLockingCounters* stack_rtm_counters,
692 Metadata* method_data, bool profile_rtm,
693 Label& DONE_LABEL, Label& IsInflated);
694 void rtm_inflated_locking(Register obj, Register box, Register tmp,
695 Register scr, Register retry_on_busy_count,
696 Register retry_on_abort_count,
697 RTMLockingCounters* rtm_counters,
698 Metadata* method_data, bool profile_rtm,
699 Label& DONE_LABEL);
700 #endif
701 #endif
702
703 Condition negate_condition(Condition cond);
704
705 // Instructions that use AddressLiteral operands. These instruction can handle 32bit/64bit
706 // operands. In general the names are modified to avoid hiding the instruction in Assembler
707 // so that we don't need to implement all the varieties in the Assembler with trivial wrappers
708 // here in MacroAssembler. The major exception to this rule is call
709
710 // Arithmetics
711
712
713 void addptr(Address dst, int32_t src) { LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src)) ; }
714 void addptr(Address dst, Register src);
715
716 void addptr(Register dst, Address src) { LP64_ONLY(addq(dst, src)) NOT_LP64(addl(dst, src)); }
717 void addptr(Register dst, int32_t src);
718 void addptr(Register dst, Register src);
719 void addptr(Register dst, RegisterOrConstant src) {
720 if (src.is_constant()) addptr(dst, (int) src.as_constant());
721 else addptr(dst, src.as_register());
722 }
723
724 void andptr(Register dst, int32_t src);
725 void andptr(Register src1, Register src2) { LP64_ONLY(andq(src1, src2)) NOT_LP64(andl(src1, src2)) ; }
726
727 void cmp8(AddressLiteral src1, int imm);
728
729 // renamed to drag out the casting of address to int32_t/intptr_t
730 void cmp32(Register src1, int32_t imm);
731
732 void cmp32(AddressLiteral src1, int32_t imm);
733 // compare reg - mem, or reg - &mem
734 void cmp32(Register src1, AddressLiteral src2);
735
736 void cmp32(Register src1, Address src2);
737
738 #ifndef _LP64
739 void cmpklass(Address dst, Metadata* obj);
740 void cmpklass(Register dst, Metadata* obj);
741 void cmpoop(Address dst, jobject obj);
742 void cmpoop(Register dst, jobject obj);
743 #endif // _LP64
744
745 // NOTE src2 must be the lval. This is NOT an mem-mem compare
746 void cmpptr(Address src1, AddressLiteral src2);
747
748 void cmpptr(Register src1, AddressLiteral src2);
749
750 void cmpptr(Register src1, Register src2) { LP64_ONLY(cmpq(src1, src2)) NOT_LP64(cmpl(src1, src2)) ; }
751 void cmpptr(Register src1, Address src2) { LP64_ONLY(cmpq(src1, src2)) NOT_LP64(cmpl(src1, src2)) ; }
752 // void cmpptr(Address src1, Register src2) { LP64_ONLY(cmpq(src1, src2)) NOT_LP64(cmpl(src1, src2)) ; }
753
754 void cmpptr(Register src1, int32_t src2) { LP64_ONLY(cmpq(src1, src2)) NOT_LP64(cmpl(src1, src2)) ; }
755 void cmpptr(Address src1, int32_t src2) { LP64_ONLY(cmpq(src1, src2)) NOT_LP64(cmpl(src1, src2)) ; }
756
757 // cmp64 to avoild hiding cmpq
758 void cmp64(Register src1, AddressLiteral src);
759
760 void cmpxchgptr(Register reg, Address adr);
761
762 void locked_cmpxchgptr(Register reg, AddressLiteral adr);
763
764
765 void imulptr(Register dst, Register src) { LP64_ONLY(imulq(dst, src)) NOT_LP64(imull(dst, src)); }
766 void imulptr(Register dst, Register src, int imm32) { LP64_ONLY(imulq(dst, src, imm32)) NOT_LP64(imull(dst, src, imm32)); }
767
768
769 void negptr(Register dst) { LP64_ONLY(negq(dst)) NOT_LP64(negl(dst)); }
770
771 void notptr(Register dst) { LP64_ONLY(notq(dst)) NOT_LP64(notl(dst)); }
772
773 void shlptr(Register dst, int32_t shift);
774 void shlptr(Register dst) { LP64_ONLY(shlq(dst)) NOT_LP64(shll(dst)); }
775
776 void shrptr(Register dst, int32_t shift);
777 void shrptr(Register dst) { LP64_ONLY(shrq(dst)) NOT_LP64(shrl(dst)); }
778
779 void sarptr(Register dst) { LP64_ONLY(sarq(dst)) NOT_LP64(sarl(dst)); }
780 void sarptr(Register dst, int32_t src) { LP64_ONLY(sarq(dst, src)) NOT_LP64(sarl(dst, src)); }
781
782 void subptr(Address dst, int32_t src) { LP64_ONLY(subq(dst, src)) NOT_LP64(subl(dst, src)); }
783
784 void subptr(Register dst, Address src) { LP64_ONLY(subq(dst, src)) NOT_LP64(subl(dst, src)); }
785 void subptr(Register dst, int32_t src);
786 // Force generation of a 4 byte immediate value even if it fits into 8bit
787 void subptr_imm32(Register dst, int32_t src);
788 void subptr(Register dst, Register src);
789 void subptr(Register dst, RegisterOrConstant src) {
790 if (src.is_constant()) subptr(dst, (int) src.as_constant());
791 else subptr(dst, src.as_register());
792 }
793
794 void sbbptr(Address dst, int32_t src) { LP64_ONLY(sbbq(dst, src)) NOT_LP64(sbbl(dst, src)); }
795 void sbbptr(Register dst, int32_t src) { LP64_ONLY(sbbq(dst, src)) NOT_LP64(sbbl(dst, src)); }
796
797 void xchgptr(Register src1, Register src2) { LP64_ONLY(xchgq(src1, src2)) NOT_LP64(xchgl(src1, src2)) ; }
798 void xchgptr(Register src1, Address src2) { LP64_ONLY(xchgq(src1, src2)) NOT_LP64(xchgl(src1, src2)) ; }
799
800 void xaddptr(Address src1, Register src2) { LP64_ONLY(xaddq(src1, src2)) NOT_LP64(xaddl(src1, src2)) ; }
801
802
803
804 // Helper functions for statistics gathering.
805 // Conditionally (atomically, on MPs) increments passed counter address, preserving condition codes.
806 void cond_inc32(Condition cond, AddressLiteral counter_addr);
807 // Unconditional atomic increment.
808 void atomic_incl(Address counter_addr);
809 void atomic_incl(AddressLiteral counter_addr, Register scr = rscratch1);
810 #ifdef _LP64
811 void atomic_incq(Address counter_addr);
812 void atomic_incq(AddressLiteral counter_addr, Register scr = rscratch1);
813 #endif
814 void atomic_incptr(AddressLiteral counter_addr, Register scr = rscratch1) { LP64_ONLY(atomic_incq(counter_addr, scr)) NOT_LP64(atomic_incl(counter_addr, scr)) ; }
815 void atomic_incptr(Address counter_addr) { LP64_ONLY(atomic_incq(counter_addr)) NOT_LP64(atomic_incl(counter_addr)) ; }
816
817 void lea(Register dst, AddressLiteral adr);
818 void lea(Address dst, AddressLiteral adr);
819 void lea(Register dst, Address adr) { Assembler::lea(dst, adr); }
820
821 void leal32(Register dst, Address src) { leal(dst, src); }
822
823 // Import other testl() methods from the parent class or else
824 // they will be hidden by the following overriding declaration.
825 using Assembler::testl;
826 void testl(Register dst, AddressLiteral src);
827
828 void orptr(Register dst, Address src) { LP64_ONLY(orq(dst, src)) NOT_LP64(orl(dst, src)); }
829 void orptr(Register dst, Register src) { LP64_ONLY(orq(dst, src)) NOT_LP64(orl(dst, src)); }
830 void orptr(Register dst, int32_t src) { LP64_ONLY(orq(dst, src)) NOT_LP64(orl(dst, src)); }
831 void orptr(Address dst, int32_t imm32) { LP64_ONLY(orq(dst, imm32)) NOT_LP64(orl(dst, imm32)); }
832
833 void testptr(Register src, int32_t imm32) { LP64_ONLY(testq(src, imm32)) NOT_LP64(testl(src, imm32)); }
834 void testptr(Register src1, Register src2);
835
836 void xorptr(Register dst, Register src) { LP64_ONLY(xorq(dst, src)) NOT_LP64(xorl(dst, src)); }
837 void xorptr(Register dst, Address src) { LP64_ONLY(xorq(dst, src)) NOT_LP64(xorl(dst, src)); }
838
839 // Calls
840
841 void call(Label& L, relocInfo::relocType rtype);
842 void call(Register entry);
843
844 // NOTE: this call tranfers to the effective address of entry NOT
845 // the address contained by entry. This is because this is more natural
846 // for jumps/calls.
847 void call(AddressLiteral entry);
848
849 // Emit the CompiledIC call idiom
850 void ic_call(address entry, jint method_index = 0);
851
852 // Jumps
853
854 // NOTE: these jumps tranfer to the effective address of dst NOT
855 // the address contained by dst. This is because this is more natural
856 // for jumps/calls.
857 void jump(AddressLiteral dst);
858 void jump_cc(Condition cc, AddressLiteral dst);
859
860 // 32bit can do a case table jump in one instruction but we no longer allow the base
861 // to be installed in the Address class. This jump will tranfers to the address
862 // contained in the location described by entry (not the address of entry)
863 void jump(ArrayAddress entry);
864
865 // Floating
866
867 void andpd(XMMRegister dst, Address src) { Assembler::andpd(dst, src); }
868 void andpd(XMMRegister dst, AddressLiteral src);
869 void andpd(XMMRegister dst, XMMRegister src) { Assembler::andpd(dst, src); }
870
871 void andps(XMMRegister dst, XMMRegister src) { Assembler::andps(dst, src); }
872 void andps(XMMRegister dst, Address src) { Assembler::andps(dst, src); }
873 void andps(XMMRegister dst, AddressLiteral src);
874
875 void comiss(XMMRegister dst, XMMRegister src) { Assembler::comiss(dst, src); }
876 void comiss(XMMRegister dst, Address src) { Assembler::comiss(dst, src); }
877 void comiss(XMMRegister dst, AddressLiteral src);
878
879 void comisd(XMMRegister dst, XMMRegister src) { Assembler::comisd(dst, src); }
880 void comisd(XMMRegister dst, Address src) { Assembler::comisd(dst, src); }
881 void comisd(XMMRegister dst, AddressLiteral src);
882
883 void fadd_s(Address src) { Assembler::fadd_s(src); }
884 void fadd_s(AddressLiteral src) { Assembler::fadd_s(as_Address(src)); }
885
886 void fldcw(Address src) { Assembler::fldcw(src); }
887 void fldcw(AddressLiteral src);
888
889 void fld_s(int index) { Assembler::fld_s(index); }
890 void fld_s(Address src) { Assembler::fld_s(src); }
891 void fld_s(AddressLiteral src);
892
893 void fld_d(Address src) { Assembler::fld_d(src); }
894 void fld_d(AddressLiteral src);
895
896 void fld_x(Address src) { Assembler::fld_x(src); }
897 void fld_x(AddressLiteral src);
898
899 void fmul_s(Address src) { Assembler::fmul_s(src); }
900 void fmul_s(AddressLiteral src) { Assembler::fmul_s(as_Address(src)); }
901
902 void ldmxcsr(Address src) { Assembler::ldmxcsr(src); }
903 void ldmxcsr(AddressLiteral src);
904
905 void fast_sha1(XMMRegister abcd, XMMRegister e0, XMMRegister e1, XMMRegister msg0,
906 XMMRegister msg1, XMMRegister msg2, XMMRegister msg3, XMMRegister shuf_mask,
907 Register buf, Register state, Register ofs, Register limit, Register rsp,
908 bool multi_block);
909
910 #ifdef _LP64
911 void fast_sha256(XMMRegister msg, XMMRegister state0, XMMRegister state1, XMMRegister msgtmp0,
912 XMMRegister msgtmp1, XMMRegister msgtmp2, XMMRegister msgtmp3, XMMRegister msgtmp4,
913 Register buf, Register state, Register ofs, Register limit, Register rsp,
914 bool multi_block, XMMRegister shuf_mask);
915 #else
916 void fast_sha256(XMMRegister msg, XMMRegister state0, XMMRegister state1, XMMRegister msgtmp0,
917 XMMRegister msgtmp1, XMMRegister msgtmp2, XMMRegister msgtmp3, XMMRegister msgtmp4,
918 Register buf, Register state, Register ofs, Register limit, Register rsp,
919 bool multi_block);
920 #endif
921
922 void fast_exp(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
923 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
924 Register rax, Register rcx, Register rdx, Register tmp);
925
926 #ifdef _LP64
927 void fast_log(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
928 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
929 Register rax, Register rcx, Register rdx, Register tmp1, Register tmp2);
930
931 void fast_log10(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
932 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
933 Register rax, Register rcx, Register rdx, Register r11);
934
935 void fast_pow(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3, XMMRegister xmm4,
936 XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7, Register rax, Register rcx,
937 Register rdx, Register tmp1, Register tmp2, Register tmp3, Register tmp4);
938
939 void fast_sin(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
940 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
941 Register rax, Register rbx, Register rcx, Register rdx, Register tmp1, Register tmp2,
942 Register tmp3, Register tmp4);
943
944 void fast_cos(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
945 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
946 Register rax, Register rcx, Register rdx, Register tmp1,
947 Register tmp2, Register tmp3, Register tmp4);
948 void fast_tan(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
949 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
950 Register rax, Register rcx, Register rdx, Register tmp1,
951 Register tmp2, Register tmp3, Register tmp4);
952 #else
953 void fast_log(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
954 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
955 Register rax, Register rcx, Register rdx, Register tmp1);
956
957 void fast_log10(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
958 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
959 Register rax, Register rcx, Register rdx, Register tmp);
960
961 void fast_pow(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3, XMMRegister xmm4,
962 XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7, Register rax, Register rcx,
963 Register rdx, Register tmp);
964
965 void fast_sin(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
966 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
967 Register rax, Register rbx, Register rdx);
968
969 void fast_cos(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
970 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
971 Register rax, Register rcx, Register rdx, Register tmp);
972
973 void libm_sincos_huge(XMMRegister xmm0, XMMRegister xmm1, Register eax, Register ecx,
974 Register edx, Register ebx, Register esi, Register edi,
975 Register ebp, Register esp);
976
977 void libm_reduce_pi04l(Register eax, Register ecx, Register edx, Register ebx,
978 Register esi, Register edi, Register ebp, Register esp);
979
980 void libm_tancot_huge(XMMRegister xmm0, XMMRegister xmm1, Register eax, Register ecx,
981 Register edx, Register ebx, Register esi, Register edi,
982 Register ebp, Register esp);
983
984 void fast_tan(XMMRegister xmm0, XMMRegister xmm1, XMMRegister xmm2, XMMRegister xmm3,
985 XMMRegister xmm4, XMMRegister xmm5, XMMRegister xmm6, XMMRegister xmm7,
986 Register rax, Register rcx, Register rdx, Register tmp);
987 #endif
988
989 void increase_precision();
990 void restore_precision();
991
992 private:
993
994 // call runtime as a fallback for trig functions and pow/exp.
995 void fp_runtime_fallback(address runtime_entry, int nb_args, int num_fpu_regs_in_use);
996
997 // these are private because users should be doing movflt/movdbl
998
999 void movss(Address dst, XMMRegister src) { Assembler::movss(dst, src); }
1000 void movss(XMMRegister dst, XMMRegister src) { Assembler::movss(dst, src); }
1001 void movss(XMMRegister dst, Address src) { Assembler::movss(dst, src); }
1002 void movss(XMMRegister dst, AddressLiteral src);
1003
1004 void movlpd(XMMRegister dst, Address src) {Assembler::movlpd(dst, src); }
1005 void movlpd(XMMRegister dst, AddressLiteral src);
1006
1007 public:
1008
1009 void addsd(XMMRegister dst, XMMRegister src) { Assembler::addsd(dst, src); }
1010 void addsd(XMMRegister dst, Address src) { Assembler::addsd(dst, src); }
1011 void addsd(XMMRegister dst, AddressLiteral src);
1012
1013 void addss(XMMRegister dst, XMMRegister src) { Assembler::addss(dst, src); }
1014 void addss(XMMRegister dst, Address src) { Assembler::addss(dst, src); }
1015 void addss(XMMRegister dst, AddressLiteral src);
1016
1017 void addpd(XMMRegister dst, XMMRegister src) { Assembler::addpd(dst, src); }
1018 void addpd(XMMRegister dst, Address src) { Assembler::addpd(dst, src); }
1019 void addpd(XMMRegister dst, AddressLiteral src);
1020
1021 void divsd(XMMRegister dst, XMMRegister src) { Assembler::divsd(dst, src); }
1022 void divsd(XMMRegister dst, Address src) { Assembler::divsd(dst, src); }
1023 void divsd(XMMRegister dst, AddressLiteral src);
1024
1025 void divss(XMMRegister dst, XMMRegister src) { Assembler::divss(dst, src); }
1026 void divss(XMMRegister dst, Address src) { Assembler::divss(dst, src); }
1027 void divss(XMMRegister dst, AddressLiteral src);
1028
1029 // Move Unaligned Double Quadword
1030 void movdqu(Address dst, XMMRegister src);
1031 void movdqu(XMMRegister dst, Address src);
1032 void movdqu(XMMRegister dst, XMMRegister src);
1033 void movdqu(XMMRegister dst, AddressLiteral src);
1034 // AVX Unaligned forms
1035 void vmovdqu(Address dst, XMMRegister src);
1036 void vmovdqu(XMMRegister dst, Address src);
1037 void vmovdqu(XMMRegister dst, XMMRegister src);
1038 void vmovdqu(XMMRegister dst, AddressLiteral src);
1039
1040 // Move Aligned Double Quadword
1041 void movdqa(XMMRegister dst, Address src) { Assembler::movdqa(dst, src); }
1042 void movdqa(XMMRegister dst, XMMRegister src) { Assembler::movdqa(dst, src); }
1043 void movdqa(XMMRegister dst, AddressLiteral src);
1044
1045 void movsd(XMMRegister dst, XMMRegister src) { Assembler::movsd(dst, src); }
1046 void movsd(Address dst, XMMRegister src) { Assembler::movsd(dst, src); }
1047 void movsd(XMMRegister dst, Address src) { Assembler::movsd(dst, src); }
1048 void movsd(XMMRegister dst, AddressLiteral src);
1049
1050 void mulpd(XMMRegister dst, XMMRegister src) { Assembler::mulpd(dst, src); }
1051 void mulpd(XMMRegister dst, Address src) { Assembler::mulpd(dst, src); }
1052 void mulpd(XMMRegister dst, AddressLiteral src);
1053
1054 void mulsd(XMMRegister dst, XMMRegister src) { Assembler::mulsd(dst, src); }
1055 void mulsd(XMMRegister dst, Address src) { Assembler::mulsd(dst, src); }
1056 void mulsd(XMMRegister dst, AddressLiteral src);
1057
1058 void mulss(XMMRegister dst, XMMRegister src) { Assembler::mulss(dst, src); }
1059 void mulss(XMMRegister dst, Address src) { Assembler::mulss(dst, src); }
1060 void mulss(XMMRegister dst, AddressLiteral src);
1061
1062 // Carry-Less Multiplication Quadword
1063 void pclmulldq(XMMRegister dst, XMMRegister src) {
1064 // 0x00 - multiply lower 64 bits [0:63]
1065 Assembler::pclmulqdq(dst, src, 0x00);
1066 }
1067 void pclmulhdq(XMMRegister dst, XMMRegister src) {
1068 // 0x11 - multiply upper 64 bits [64:127]
1069 Assembler::pclmulqdq(dst, src, 0x11);
1070 }
1071
1072 void pcmpeqb(XMMRegister dst, XMMRegister src);
1073 void pcmpeqw(XMMRegister dst, XMMRegister src);
1074
1075 void pcmpestri(XMMRegister dst, Address src, int imm8);
1076 void pcmpestri(XMMRegister dst, XMMRegister src, int imm8);
1077
1078 void pmovzxbw(XMMRegister dst, XMMRegister src);
1079 void pmovzxbw(XMMRegister dst, Address src);
1080
1081 void pmovmskb(Register dst, XMMRegister src);
1082
1083 void ptest(XMMRegister dst, XMMRegister src);
1084
1085 void sqrtsd(XMMRegister dst, XMMRegister src) { Assembler::sqrtsd(dst, src); }
1086 void sqrtsd(XMMRegister dst, Address src) { Assembler::sqrtsd(dst, src); }
1087 void sqrtsd(XMMRegister dst, AddressLiteral src);
1088
1089 void sqrtss(XMMRegister dst, XMMRegister src) { Assembler::sqrtss(dst, src); }
1090 void sqrtss(XMMRegister dst, Address src) { Assembler::sqrtss(dst, src); }
1091 void sqrtss(XMMRegister dst, AddressLiteral src);
1092
1093 void subsd(XMMRegister dst, XMMRegister src) { Assembler::subsd(dst, src); }
1094 void subsd(XMMRegister dst, Address src) { Assembler::subsd(dst, src); }
1095 void subsd(XMMRegister dst, AddressLiteral src);
1096
1097 void subss(XMMRegister dst, XMMRegister src) { Assembler::subss(dst, src); }
1098 void subss(XMMRegister dst, Address src) { Assembler::subss(dst, src); }
1099 void subss(XMMRegister dst, AddressLiteral src);
1100
1101 void ucomiss(XMMRegister dst, XMMRegister src) { Assembler::ucomiss(dst, src); }
1102 void ucomiss(XMMRegister dst, Address src) { Assembler::ucomiss(dst, src); }
1103 void ucomiss(XMMRegister dst, AddressLiteral src);
1104
1105 void ucomisd(XMMRegister dst, XMMRegister src) { Assembler::ucomisd(dst, src); }
1106 void ucomisd(XMMRegister dst, Address src) { Assembler::ucomisd(dst, src); }
1107 void ucomisd(XMMRegister dst, AddressLiteral src);
1108
1109 // Bitwise Logical XOR of Packed Double-Precision Floating-Point Values
1110 void xorpd(XMMRegister dst, XMMRegister src);
1111 void xorpd(XMMRegister dst, Address src) { Assembler::xorpd(dst, src); }
1112 void xorpd(XMMRegister dst, AddressLiteral src);
1113
1114 // Bitwise Logical XOR of Packed Single-Precision Floating-Point Values
1115 void xorps(XMMRegister dst, XMMRegister src);
1116 void xorps(XMMRegister dst, Address src) { Assembler::xorps(dst, src); }
1117 void xorps(XMMRegister dst, AddressLiteral src);
1118
1119 // Shuffle Bytes
1120 void pshufb(XMMRegister dst, XMMRegister src) { Assembler::pshufb(dst, src); }
1121 void pshufb(XMMRegister dst, Address src) { Assembler::pshufb(dst, src); }
1122 void pshufb(XMMRegister dst, AddressLiteral src);
1123 // AVX 3-operands instructions
1124
1125 void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vaddsd(dst, nds, src); }
1126 void vaddsd(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vaddsd(dst, nds, src); }
1127 void vaddsd(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1128
1129 void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vaddss(dst, nds, src); }
1130 void vaddss(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vaddss(dst, nds, src); }
1131 void vaddss(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1132
1133 void vabsss(XMMRegister dst, XMMRegister nds, XMMRegister src, AddressLiteral negate_field, int vector_len);
1134 void vabssd(XMMRegister dst, XMMRegister nds, XMMRegister src, AddressLiteral negate_field, int vector_len);
1135
1136 void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1137 void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1138
1139 void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1140 void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1141
1142 void vpbroadcastw(XMMRegister dst, XMMRegister src);
1143
1144 void vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1145 void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1146
1147 void vpmovzxbw(XMMRegister dst, Address src, int vector_len);
1148 void vpmovmskb(Register dst, XMMRegister src);
1149
1150 void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1151 void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1152
1153 void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1154 void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1155
1156 void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1157 void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1158
1159 void vpsraw(XMMRegister dst, XMMRegister nds, XMMRegister shift, int vector_len);
1160 void vpsraw(XMMRegister dst, XMMRegister nds, int shift, int vector_len);
1161
1162 void vpsrlw(XMMRegister dst, XMMRegister nds, XMMRegister shift, int vector_len);
1163 void vpsrlw(XMMRegister dst, XMMRegister nds, int shift, int vector_len);
1164
1165 void vpsllw(XMMRegister dst, XMMRegister nds, XMMRegister shift, int vector_len);
1166 void vpsllw(XMMRegister dst, XMMRegister nds, int shift, int vector_len);
1167
1168 void vptest(XMMRegister dst, XMMRegister src);
1169
1170 void punpcklbw(XMMRegister dst, XMMRegister src);
1171 void punpcklbw(XMMRegister dst, Address src) { Assembler::punpcklbw(dst, src); }
1172
1173 void pshuflw(XMMRegister dst, XMMRegister src, int mode);
1174 void pshuflw(XMMRegister dst, Address src, int mode) { Assembler::pshuflw(dst, src, mode); }
1175
1176 void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) { Assembler::vandpd(dst, nds, src, vector_len); }
1177 void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) { Assembler::vandpd(dst, nds, src, vector_len); }
1178 void vandpd(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len);
1179
1180 void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) { Assembler::vandps(dst, nds, src, vector_len); }
1181 void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) { Assembler::vandps(dst, nds, src, vector_len); }
1182 void vandps(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len);
1183
1184 void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vdivsd(dst, nds, src); }
1185 void vdivsd(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vdivsd(dst, nds, src); }
1186 void vdivsd(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1187
1188 void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vdivss(dst, nds, src); }
1189 void vdivss(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vdivss(dst, nds, src); }
1190 void vdivss(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1191
1192 void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vmulsd(dst, nds, src); }
1193 void vmulsd(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vmulsd(dst, nds, src); }
1194 void vmulsd(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1195
1196 void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vmulss(dst, nds, src); }
1197 void vmulss(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vmulss(dst, nds, src); }
1198 void vmulss(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1199
1200 void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vsubsd(dst, nds, src); }
1201 void vsubsd(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vsubsd(dst, nds, src); }
1202 void vsubsd(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1203
1204 void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src) { Assembler::vsubss(dst, nds, src); }
1205 void vsubss(XMMRegister dst, XMMRegister nds, Address src) { Assembler::vsubss(dst, nds, src); }
1206 void vsubss(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1207
1208 void vnegatess(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1209 void vnegatesd(XMMRegister dst, XMMRegister nds, AddressLiteral src);
1210
1211 // AVX Vector instructions
1212
1213 void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) { Assembler::vxorpd(dst, nds, src, vector_len); }
1214 void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len) { Assembler::vxorpd(dst, nds, src, vector_len); }
1215 void vxorpd(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len);
1216
1217 void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) { Assembler::vxorps(dst, nds, src, vector_len); }
1218 void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len) { Assembler::vxorps(dst, nds, src, vector_len); }
1219 void vxorps(XMMRegister dst, XMMRegister nds, AddressLiteral src, int vector_len);
1220
1221 void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len) {
1222 if (UseAVX > 1 || (vector_len < 1)) // vpxor 256 bit is available only in AVX2
1223 Assembler::vpxor(dst, nds, src, vector_len);
1224 else
1225 Assembler::vxorpd(dst, nds, src, vector_len);
1226 }
1227 void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len) {
1228 if (UseAVX > 1 || (vector_len < 1)) // vpxor 256 bit is available only in AVX2
1229 Assembler::vpxor(dst, nds, src, vector_len);
1230 else
1231 Assembler::vxorpd(dst, nds, src, vector_len);
1232 }
1233
1234 // Simple version for AVX2 256bit vectors
1235 void vpxor(XMMRegister dst, XMMRegister src) { Assembler::vpxor(dst, dst, src, true); }
1236 void vpxor(XMMRegister dst, Address src) { Assembler::vpxor(dst, dst, src, true); }
1237
1238 void vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8) {
1239 if (UseAVX > 1) { // vinserti128 is available only in AVX2
1240 Assembler::vinserti128(dst, nds, src, imm8);
1241 } else {
1242 Assembler::vinsertf128(dst, nds, src, imm8);
1243 }
1244 }
1245
1246 void vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8) {
1247 if (UseAVX > 1) { // vinserti128 is available only in AVX2
1248 Assembler::vinserti128(dst, nds, src, imm8);
1249 } else {
1250 Assembler::vinsertf128(dst, nds, src, imm8);
1251 }
1252 }
1253
1254 void vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8) {
1255 if (UseAVX > 1) { // vextracti128 is available only in AVX2
1256 Assembler::vextracti128(dst, src, imm8);
1257 } else {
1258 Assembler::vextractf128(dst, src, imm8);
1259 }
1260 }
1261
1262 void vextracti128(Address dst, XMMRegister src, uint8_t imm8) {
1263 if (UseAVX > 1) { // vextracti128 is available only in AVX2
1264 Assembler::vextracti128(dst, src, imm8);
1265 } else {
1266 Assembler::vextractf128(dst, src, imm8);
1267 }
1268 }
1269
1270 // 128bit copy to/from high 128 bits of 256bit (YMM) vector registers
1271 void vinserti128_high(XMMRegister dst, XMMRegister src) {
1272 vinserti128(dst, dst, src, 1);
1273 }
1274 void vinserti128_high(XMMRegister dst, Address src) {
1275 vinserti128(dst, dst, src, 1);
1276 }
1277 void vextracti128_high(XMMRegister dst, XMMRegister src) {
1278 vextracti128(dst, src, 1);
1279 }
1280 void vextracti128_high(Address dst, XMMRegister src) {
1281 vextracti128(dst, src, 1);
1282 }
1283 void vinsertf128_high(XMMRegister dst, XMMRegister src) {
1284 vinsertf128(dst, dst, src, 1);
1285 }
1286 void vinsertf128_high(XMMRegister dst, Address src) {
1287 vinsertf128(dst, dst, src, 1);
1288 }
1289 void vextractf128_high(XMMRegister dst, XMMRegister src) {
1290 vextractf128(dst, src, 1);
1291 }
1292 void vextractf128_high(Address dst, XMMRegister src) {
1293 vextractf128(dst, src, 1);
1294 }
1295
1296 // 256bit copy to/from high 256 bits of 512bit (ZMM) vector registers
1297 void vinserti64x4_high(XMMRegister dst, XMMRegister src) {
1298 vinserti64x4(dst, dst, src, 1);
1299 }
1300 void vinsertf64x4_high(XMMRegister dst, XMMRegister src) {
1301 vinsertf64x4(dst, dst, src, 1);
1302 }
1303 void vextracti64x4_high(XMMRegister dst, XMMRegister src) {
1304 vextracti64x4(dst, src, 1);
1305 }
1306 void vextractf64x4_high(XMMRegister dst, XMMRegister src) {
1307 vextractf64x4(dst, src, 1);
1308 }
1309 void vextractf64x4_high(Address dst, XMMRegister src) {
1310 vextractf64x4(dst, src, 1);
1311 }
1312 void vinsertf64x4_high(XMMRegister dst, Address src) {
1313 vinsertf64x4(dst, dst, src, 1);
1314 }
1315
1316 // 128bit copy to/from low 128 bits of 256bit (YMM) vector registers
1317 void vinserti128_low(XMMRegister dst, XMMRegister src) {
1318 vinserti128(dst, dst, src, 0);
1319 }
1320 void vinserti128_low(XMMRegister dst, Address src) {
1321 vinserti128(dst, dst, src, 0);
1322 }
1323 void vextracti128_low(XMMRegister dst, XMMRegister src) {
1324 vextracti128(dst, src, 0);
1325 }
1326 void vextracti128_low(Address dst, XMMRegister src) {
1327 vextracti128(dst, src, 0);
1328 }
1329 void vinsertf128_low(XMMRegister dst, XMMRegister src) {
1330 vinsertf128(dst, dst, src, 0);
1331 }
1332 void vinsertf128_low(XMMRegister dst, Address src) {
1333 vinsertf128(dst, dst, src, 0);
1334 }
1335 void vextractf128_low(XMMRegister dst, XMMRegister src) {
1336 vextractf128(dst, src, 0);
1337 }
1338 void vextractf128_low(Address dst, XMMRegister src) {
1339 vextractf128(dst, src, 0);
1340 }
1341
1342 // 256bit copy to/from low 256 bits of 512bit (ZMM) vector registers
1343 void vinserti64x4_low(XMMRegister dst, XMMRegister src) {
1344 vinserti64x4(dst, dst, src, 0);
1345 }
1346 void vinsertf64x4_low(XMMRegister dst, XMMRegister src) {
1347 vinsertf64x4(dst, dst, src, 0);
1348 }
1349 void vextracti64x4_low(XMMRegister dst, XMMRegister src) {
1350 vextracti64x4(dst, src, 0);
1351 }
1352 void vextractf64x4_low(XMMRegister dst, XMMRegister src) {
1353 vextractf64x4(dst, src, 0);
1354 }
1355 void vextractf64x4_low(Address dst, XMMRegister src) {
1356 vextractf64x4(dst, src, 0);
1357 }
1358 void vinsertf64x4_low(XMMRegister dst, Address src) {
1359 vinsertf64x4(dst, dst, src, 0);
1360 }
1361
1362
1363 // Carry-Less Multiplication Quadword
1364 void vpclmulldq(XMMRegister dst, XMMRegister nds, XMMRegister src) {
1365 // 0x00 - multiply lower 64 bits [0:63]
1366 Assembler::vpclmulqdq(dst, nds, src, 0x00);
1367 }
1368 void vpclmulhdq(XMMRegister dst, XMMRegister nds, XMMRegister src) {
1369 // 0x11 - multiply upper 64 bits [64:127]
1370 Assembler::vpclmulqdq(dst, nds, src, 0x11);
1371 }
1372
1373 // Data
1374
1375 void cmov32( Condition cc, Register dst, Address src);
1376 void cmov32( Condition cc, Register dst, Register src);
1377
1378 void cmov( Condition cc, Register dst, Register src) { cmovptr(cc, dst, src); }
1379
1380 void cmovptr(Condition cc, Register dst, Address src) { LP64_ONLY(cmovq(cc, dst, src)) NOT_LP64(cmov32(cc, dst, src)); }
1381 void cmovptr(Condition cc, Register dst, Register src) { LP64_ONLY(cmovq(cc, dst, src)) NOT_LP64(cmov32(cc, dst, src)); }
1382
1383 void movoop(Register dst, jobject obj);
1384 void movoop(Address dst, jobject obj);
1385
1386 void mov_metadata(Register dst, Metadata* obj);
1387 void mov_metadata(Address dst, Metadata* obj);
1388
1389 void movptr(ArrayAddress dst, Register src);
1390 // can this do an lea?
1391 void movptr(Register dst, ArrayAddress src);
1392
1393 void movptr(Register dst, Address src);
1394
1395 #ifdef _LP64
1396 void movptr(Register dst, AddressLiteral src, Register scratch=rscratch1);
1397 #else
1398 void movptr(Register dst, AddressLiteral src, Register scratch=noreg); // Scratch reg is ignored in 32-bit
1399 #endif
1400
1401 void movptr(Register dst, intptr_t src);
1402 void movptr(Register dst, Register src);
1403 void movptr(Address dst, intptr_t src);
1404
1405 void movptr(Address dst, Register src);
1406
1407 void movptr(Register dst, RegisterOrConstant src) {
1408 if (src.is_constant()) movptr(dst, src.as_constant());
1409 else movptr(dst, src.as_register());
1410 }
1411
1412 #ifdef _LP64
1413 // Generally the next two are only used for moving NULL
1414 // Although there are situations in initializing the mark word where
1415 // they could be used. They are dangerous.
1416
1417 // They only exist on LP64 so that int32_t and intptr_t are not the same
1418 // and we have ambiguous declarations.
1419
1420 void movptr(Address dst, int32_t imm32);
1421 void movptr(Register dst, int32_t imm32);
1422 #endif // _LP64
1423
1424 // to avoid hiding movl
1425 void mov32(AddressLiteral dst, Register src);
1426 void mov32(Register dst, AddressLiteral src);
1427
1428 // to avoid hiding movb
1429 void movbyte(ArrayAddress dst, int src);
1430
1431 // Import other mov() methods from the parent class or else
1432 // they will be hidden by the following overriding declaration.
1433 using Assembler::movdl;
1434 using Assembler::movq;
1435 void movdl(XMMRegister dst, AddressLiteral src);
1436 void movq(XMMRegister dst, AddressLiteral src);
1437
1438 // Can push value or effective address
1439 void pushptr(AddressLiteral src);
1440
1441 void pushptr(Address src) { LP64_ONLY(pushq(src)) NOT_LP64(pushl(src)); }
1442 void popptr(Address src) { LP64_ONLY(popq(src)) NOT_LP64(popl(src)); }
1443
1444 void pushoop(jobject obj);
1445 void pushklass(Metadata* obj);
1446
1447 // sign extend as need a l to ptr sized element
1448 void movl2ptr(Register dst, Address src) { LP64_ONLY(movslq(dst, src)) NOT_LP64(movl(dst, src)); }
1449 void movl2ptr(Register dst, Register src) { LP64_ONLY(movslq(dst, src)) NOT_LP64(if (dst != src) movl(dst, src)); }
1450
1451 // C2 compiled method's prolog code.
1452 void verified_entry(int framesize, int stack_bang_size, bool fp_mode_24b);
1453
1454 // clear memory of size 'cnt' qwords, starting at 'base';
1455 // if 'is_large' is set, do not try to produce short loop
1456 void clear_mem(Register base, Register cnt, Register rtmp, bool is_large);
1457
1458 #ifdef COMPILER2
1459 void string_indexof_char(Register str1, Register cnt1, Register ch, Register result,
1460 XMMRegister vec1, XMMRegister vec2, XMMRegister vec3, Register tmp);
1461
1462 // IndexOf strings.
1463 // Small strings are loaded through stack if they cross page boundary.
1464 void string_indexof(Register str1, Register str2,
1465 Register cnt1, Register cnt2,
1466 int int_cnt2, Register result,
1467 XMMRegister vec, Register tmp,
1468 int ae);
1469
1470 // IndexOf for constant substrings with size >= 8 elements
1471 // which don't need to be loaded through stack.
1472 void string_indexofC8(Register str1, Register str2,
1473 Register cnt1, Register cnt2,
1474 int int_cnt2, Register result,
1475 XMMRegister vec, Register tmp,
1476 int ae);
1477
1478 // Smallest code: we don't need to load through stack,
1479 // check string tail.
1480
1481 // helper function for string_compare
1482 void load_next_elements(Register elem1, Register elem2, Register str1, Register str2,
1483 Address::ScaleFactor scale, Address::ScaleFactor scale1,
1484 Address::ScaleFactor scale2, Register index, int ae);
1485 // Compare strings.
1486 void string_compare(Register str1, Register str2,
1487 Register cnt1, Register cnt2, Register result,
1488 XMMRegister vec1, int ae);
1489
1490 // Search for Non-ASCII character (Negative byte value) in a byte array,
1491 // return true if it has any and false otherwise.
1492 void has_negatives(Register ary1, Register len,
1493 Register result, Register tmp1,
1494 XMMRegister vec1, XMMRegister vec2);
1495
1496 // Compare char[] or byte[] arrays.
1497 void arrays_equals(bool is_array_equ, Register ary1, Register ary2,
1498 Register limit, Register result, Register chr,
1499 XMMRegister vec1, XMMRegister vec2, bool is_char);
1500
1501 #endif
1502
1503 // Fill primitive arrays
1504 void generate_fill(BasicType t, bool aligned,
1505 Register to, Register value, Register count,
1506 Register rtmp, XMMRegister xtmp);
1507
1508 void encode_iso_array(Register src, Register dst, Register len,
1509 XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1510 XMMRegister tmp4, Register tmp5, Register result);
1511
1512 #ifdef _LP64
1513 void add2_with_carry(Register dest_hi, Register dest_lo, Register src1, Register src2);
1514 void multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
1515 Register y, Register y_idx, Register z,
1516 Register carry, Register product,
1517 Register idx, Register kdx);
1518 void multiply_add_128_x_128(Register x_xstart, Register y, Register z,
1519 Register yz_idx, Register idx,
1520 Register carry, Register product, int offset);
1521 void multiply_128_x_128_bmi2_loop(Register y, Register z,
1522 Register carry, Register carry2,
1523 Register idx, Register jdx,
1524 Register yz_idx1, Register yz_idx2,
1525 Register tmp, Register tmp3, Register tmp4);
1526 void multiply_128_x_128_loop(Register x_xstart, Register y, Register z,
1527 Register yz_idx, Register idx, Register jdx,
1528 Register carry, Register product,
1529 Register carry2);
1530 void multiply_to_len(Register x, Register xlen, Register y, Register ylen, Register z, Register zlen,
1531 Register tmp1, Register tmp2, Register tmp3, Register tmp4, Register tmp5);
1532 void square_rshift(Register x, Register len, Register z, Register tmp1, Register tmp3,
1533 Register tmp4, Register tmp5, Register rdxReg, Register raxReg);
1534 void multiply_add_64_bmi2(Register sum, Register op1, Register op2, Register carry,
1535 Register tmp2);
1536 void multiply_add_64(Register sum, Register op1, Register op2, Register carry,
1537 Register rdxReg, Register raxReg);
1538 void add_one_64(Register z, Register zlen, Register carry, Register tmp1);
1539 void lshift_by_1(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2,
1540 Register tmp3, Register tmp4);
1541 void square_to_len(Register x, Register len, Register z, Register zlen, Register tmp1, Register tmp2,
1542 Register tmp3, Register tmp4, Register tmp5, Register rdxReg, Register raxReg);
1543
1544 void mul_add_128_x_32_loop(Register out, Register in, Register offset, Register len, Register tmp1,
1545 Register tmp2, Register tmp3, Register tmp4, Register tmp5, Register rdxReg,
1546 Register raxReg);
1547 void mul_add(Register out, Register in, Register offset, Register len, Register k, Register tmp1,
1548 Register tmp2, Register tmp3, Register tmp4, Register tmp5, Register rdxReg,
1549 Register raxReg);
1550 void vectorized_mismatch(Register obja, Register objb, Register length, Register log2_array_indxscale,
1551 Register result, Register tmp1, Register tmp2,
1552 XMMRegister vec1, XMMRegister vec2, XMMRegister vec3);
1553 #endif
1554
1555 // CRC32 code for java.util.zip.CRC32::updateBytes() intrinsic.
1556 void update_byte_crc32(Register crc, Register val, Register table);
1557 void kernel_crc32(Register crc, Register buf, Register len, Register table, Register tmp);
1558 // CRC32C code for java.util.zip.CRC32C::updateBytes() intrinsic
1559 // Note on a naming convention:
1560 // Prefix w = register only used on a Westmere+ architecture
1561 // Prefix n = register only used on a Nehalem architecture
1562 #ifdef _LP64
1563 void crc32c_ipl_alg4(Register in_out, uint32_t n,
1564 Register tmp1, Register tmp2, Register tmp3);
1565 #else
1566 void crc32c_ipl_alg4(Register in_out, uint32_t n,
1567 Register tmp1, Register tmp2, Register tmp3,
1568 XMMRegister xtmp1, XMMRegister xtmp2);
1569 #endif
1570 void crc32c_pclmulqdq(XMMRegister w_xtmp1,
1571 Register in_out,
1572 uint32_t const_or_pre_comp_const_index, bool is_pclmulqdq_supported,
1573 XMMRegister w_xtmp2,
1574 Register tmp1,
1575 Register n_tmp2, Register n_tmp3);
1576 void crc32c_rec_alt2(uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported, Register in_out, Register in1, Register in2,
1577 XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1578 Register tmp1, Register tmp2,
1579 Register n_tmp3);
1580 void crc32c_proc_chunk(uint32_t size, uint32_t const_or_pre_comp_const_index_u1, uint32_t const_or_pre_comp_const_index_u2, bool is_pclmulqdq_supported,
1581 Register in_out1, Register in_out2, Register in_out3,
1582 Register tmp1, Register tmp2, Register tmp3,
1583 XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1584 Register tmp4, Register tmp5,
1585 Register n_tmp6);
1586 void crc32c_ipl_alg2_alt2(Register in_out, Register in1, Register in2,
1587 Register tmp1, Register tmp2, Register tmp3,
1588 Register tmp4, Register tmp5, Register tmp6,
1589 XMMRegister w_xtmp1, XMMRegister w_xtmp2, XMMRegister w_xtmp3,
1590 bool is_pclmulqdq_supported);
1591 // Fold 128-bit data chunk
1592 void fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, Register buf, int offset);
1593 void fold_128bit_crc32(XMMRegister xcrc, XMMRegister xK, XMMRegister xtmp, XMMRegister xbuf);
1594 // Fold 8-bit data
1595 void fold_8bit_crc32(Register crc, Register table, Register tmp);
1596 void fold_8bit_crc32(XMMRegister crc, Register table, XMMRegister xtmp, Register tmp);
1597
1598 // Compress char[] array to byte[].
1599 void char_array_compress(Register src, Register dst, Register len,
1600 XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1601 XMMRegister tmp4, Register tmp5, Register result);
1602
1603 // Inflate byte[] array to char[].
1604 void byte_array_inflate(Register src, Register dst, Register len,
1605 XMMRegister tmp1, Register tmp2);
1606
1607 };
1608
1609 /**
1610 * class SkipIfEqual:
1611 *
1612 * Instantiating this class will result in assembly code being output that will
1613 * jump around any code emitted between the creation of the instance and it's
1614 * automatic destruction at the end of a scope block, depending on the value of
1615 * the flag passed to the constructor, which will be checked at run-time.
1616 */
1617 class SkipIfEqual {
1618 private:
1619 MacroAssembler* _masm;
1620 Label _label;
1621
1622 public:
1623 SkipIfEqual(MacroAssembler*, const bool* flag_addr, bool value);
1624 ~SkipIfEqual();
1625 };
1626
1627 #endif // CPU_X86_VM_MACROASSEMBLER_X86_HPP