32
33 class Abstract_VM_Version: AllStatic {
34 protected:
35 friend class VMStructs;
36 static const char* _s_vm_release;
37 static const char* _s_internal_vm_info_string;
38 // These are set by machine-dependent initializations
39 static bool _supports_cx8;
40 static bool _supports_atomic_getset4;
41 static bool _supports_atomic_getset8;
42 static bool _supports_atomic_getadd4;
43 static bool _supports_atomic_getadd8;
44 static unsigned int _logical_processors_per_package;
45 static int _vm_major_version;
46 static int _vm_minor_version;
47 static int _vm_build_number;
48 static bool _initialized;
49 static int _parallel_worker_threads;
50 static bool _parallel_worker_threads_initialized;
51 static int _reserve_for_allocation_prefetch;
52
53 static unsigned int nof_parallel_worker_threads(unsigned int num,
54 unsigned int dem,
55 unsigned int switch_pt);
56 public:
57 static void initialize();
58
59 // Name
60 static const char* vm_name();
61 // Vendor
62 static const char* vm_vendor();
63 // VM version information string printed by launcher (java -version)
64 static const char* vm_info_string();
65 static const char* vm_release();
66 static const char* vm_platform_string();
67 static const char* vm_build_user();
68
69 static int vm_major_version() { assert(_initialized, "not initialized"); return _vm_major_version; }
70 static int vm_minor_version() { assert(_initialized, "not initialized"); return _vm_minor_version; }
71 static int vm_build_number() { assert(_initialized, "not initialized"); return _vm_build_number; }
74 static unsigned int jvm_version();
75
76 // Internal version providing additional build information
77 static const char* internal_vm_info_string();
78 static const char* jre_release_version();
79
80 // does HW support an 8-byte compare-exchange operation?
81 static bool supports_cx8() {
82 #ifdef SUPPORTS_NATIVE_CX8
83 return true;
84 #else
85 return _supports_cx8;
86 #endif
87 }
88 // does HW support atomic get-and-set or atomic get-and-add? Used
89 // to guide intrinsification decisions for Unsafe atomic ops
90 static bool supports_atomic_getset4() {return _supports_atomic_getset4;}
91 static bool supports_atomic_getset8() {return _supports_atomic_getset8;}
92 static bool supports_atomic_getadd4() {return _supports_atomic_getadd4;}
93 static bool supports_atomic_getadd8() {return _supports_atomic_getadd8;}
94
95 static unsigned int logical_processors_per_package() {
96 return _logical_processors_per_package;
97 }
98
99 // Need a space at the end of TLAB for prefetch instructions
100 // which may fault when accessing memory outside of heap.
101 static int reserve_for_allocation_prefetch() {
102 return _reserve_for_allocation_prefetch;
103 }
104
105 // ARCH specific policy for the BiasedLocking
106 static bool use_biased_locking() { return true; }
107
108 // Number of page sizes efficiently supported by the hardware. Most chips now
109 // support two sizes, thus this default implementation. Processor-specific
110 // subclasses should define new versions to hide this one as needed. Note
111 // that the O/S may support more sizes, but at most this many are used.
112 static uint page_size_count() { return 2; }
113
|
32
33 class Abstract_VM_Version: AllStatic {
34 protected:
35 friend class VMStructs;
36 static const char* _s_vm_release;
37 static const char* _s_internal_vm_info_string;
38 // These are set by machine-dependent initializations
39 static bool _supports_cx8;
40 static bool _supports_atomic_getset4;
41 static bool _supports_atomic_getset8;
42 static bool _supports_atomic_getadd4;
43 static bool _supports_atomic_getadd8;
44 static unsigned int _logical_processors_per_package;
45 static int _vm_major_version;
46 static int _vm_minor_version;
47 static int _vm_build_number;
48 static bool _initialized;
49 static int _parallel_worker_threads;
50 static bool _parallel_worker_threads_initialized;
51 static int _reserve_for_allocation_prefetch;
52 static bool _supports_crypto_acceleration_client;
53
54 static unsigned int nof_parallel_worker_threads(unsigned int num,
55 unsigned int dem,
56 unsigned int switch_pt);
57 public:
58 static void initialize();
59
60 // Name
61 static const char* vm_name();
62 // Vendor
63 static const char* vm_vendor();
64 // VM version information string printed by launcher (java -version)
65 static const char* vm_info_string();
66 static const char* vm_release();
67 static const char* vm_platform_string();
68 static const char* vm_build_user();
69
70 static int vm_major_version() { assert(_initialized, "not initialized"); return _vm_major_version; }
71 static int vm_minor_version() { assert(_initialized, "not initialized"); return _vm_minor_version; }
72 static int vm_build_number() { assert(_initialized, "not initialized"); return _vm_build_number; }
75 static unsigned int jvm_version();
76
77 // Internal version providing additional build information
78 static const char* internal_vm_info_string();
79 static const char* jre_release_version();
80
81 // does HW support an 8-byte compare-exchange operation?
82 static bool supports_cx8() {
83 #ifdef SUPPORTS_NATIVE_CX8
84 return true;
85 #else
86 return _supports_cx8;
87 #endif
88 }
89 // does HW support atomic get-and-set or atomic get-and-add? Used
90 // to guide intrinsification decisions for Unsafe atomic ops
91 static bool supports_atomic_getset4() {return _supports_atomic_getset4;}
92 static bool supports_atomic_getset8() {return _supports_atomic_getset8;}
93 static bool supports_atomic_getadd4() {return _supports_atomic_getadd4;}
94 static bool supports_atomic_getadd8() {return _supports_atomic_getadd8;}
95
96 // does client VM support crypto acceleration?
97 static bool supports_crypto_acceleration_client() {
98 return _supports_crypto_acceleration_client;
99 }
100
101 static unsigned int logical_processors_per_package() {
102 return _logical_processors_per_package;
103 }
104
105 // Need a space at the end of TLAB for prefetch instructions
106 // which may fault when accessing memory outside of heap.
107 static int reserve_for_allocation_prefetch() {
108 return _reserve_for_allocation_prefetch;
109 }
110
111 // ARCH specific policy for the BiasedLocking
112 static bool use_biased_locking() { return true; }
113
114 // Number of page sizes efficiently supported by the hardware. Most chips now
115 // support two sizes, thus this default implementation. Processor-specific
116 // subclasses should define new versions to hide this one as needed. Note
117 // that the O/S may support more sizes, but at most this many are used.
118 static uint page_size_count() { return 2; }
119
|