1 /*
   2  * Copyright (c) 2002, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_PPC_GLOBALS_PPC_HPP
  27 #define CPU_PPC_GLOBALS_PPC_HPP
  28 
  29 #include "utilities/globalDefinitions.hpp"
  30 #include "utilities/macros.hpp"
  31 
  32 // Sets the default values for platform dependent flags used by the runtime system.
  33 // (see globals.hpp)
  34 
  35 define_pd_global(bool, ShareVtableStubs,      true);
  36 
  37 define_pd_global(bool, ImplicitNullChecks,    true);  // Generate code for implicit null checks.
  38 define_pd_global(bool, TrapBasedNullChecks,   true);
  39 define_pd_global(bool, UncommonNullCast,      true);  // Uncommon-trap NULLs passed to check cast.
  40 


  41 #define DEFAULT_STACK_YELLOW_PAGES (2)
  42 #define DEFAULT_STACK_RED_PAGES (1)
  43 // Java_java_net_SocketOutputStream_socketWrite0() uses a 64k buffer on the
  44 // stack if compiled for unix and LP64. To pass stack overflow tests we need
  45 // 20 shadow pages.
  46 #define DEFAULT_STACK_SHADOW_PAGES (20 DEBUG_ONLY(+2))
  47 #define DEFAULT_STACK_RESERVED_PAGES (1)
  48 
  49 #define MIN_STACK_YELLOW_PAGES DEFAULT_STACK_YELLOW_PAGES
  50 #define MIN_STACK_RED_PAGES DEFAULT_STACK_RED_PAGES
  51 #define MIN_STACK_SHADOW_PAGES (3 DEBUG_ONLY(+1))
  52 #define MIN_STACK_RESERVED_PAGES (0)
  53 
  54 define_pd_global(intx, StackYellowPages,      DEFAULT_STACK_YELLOW_PAGES);
  55 define_pd_global(intx, StackRedPages,         DEFAULT_STACK_RED_PAGES);
  56 define_pd_global(intx, StackShadowPages,      DEFAULT_STACK_SHADOW_PAGES);
  57 define_pd_global(intx, StackReservedPages,    DEFAULT_STACK_RESERVED_PAGES);
  58 
  59 // Use large code-entry alignment.
  60 define_pd_global(uintx, CodeCacheSegmentSize,  128);
  61 define_pd_global(intx,  CodeEntryAlignment,    128);
  62 define_pd_global(intx,  OptoLoopAlignment,     16);
  63 define_pd_global(intx,  InlineFrequencyCount,  100);
  64 define_pd_global(intx,  InlineSmallCode,       1500);
  65 
  66 // Flags for template interpreter.
  67 define_pd_global(bool, RewriteBytecodes,      true);
  68 define_pd_global(bool, RewriteFrequentPairs,  true);
  69 
  70 define_pd_global(bool, PreserveFramePointer,  false);
  71 
  72 // GC Ergo Flags
  73 define_pd_global(size_t, CMSYoungGenPerWorker, 16*M);  // Default max size of CMS young gen, per GC worker thread.
  74 
  75 define_pd_global(uintx, TypeProfileLevel, 111);
  76 
  77 define_pd_global(bool, CompactStrings, true);
  78 
  79 // 2x unrolled loop is shorter with more than 9 HeapWords.
  80 define_pd_global(intx, InitArrayShortSize, 9*BytesPerLong);
  81 
  82 define_pd_global(bool, ThreadLocalHandshakes, true);
  83 
  84 // Platform dependent flag handling: flags only defined on this platform.
  85 #define ARCH_FLAGS(develop,      \
  86                    product,      \
  87                    diagnostic,   \
  88                    experimental, \
  89                    notproduct,   \
  90                    range,        \
  91                    constraint,   \
  92                    writeable)    \
  93                                                                             \
  94   product(uintx, PowerArchitecturePPC64, 0,                                 \
  95           "CPU Version: x for PowerX. Currently recognizes Power5 to "      \
  96           "Power8. Default is 0. Newer CPUs will be recognized as Power8.") \
  97                                                                             \
  98   product(bool, SuperwordUseVSX, false,                                     \
  99           "Use Power8 VSX instructions for superword optimization.")        \
 100                                                                             \
 101   /* Reoptimize code-sequences of calls at runtime, e.g. replace an */      \
 102   /* indirect call by a direct call.                                */      \
 103   product(bool, ReoptimizeCallSequences, true,                              \
 104           "Reoptimize code-sequences of calls at runtime.")                 \
 105                                                                             \
 106   /* Power 8: Configure Data Stream Control Register. */                    \
 107   product(uint64_t,DSCR_PPC64, (uintx)-1,                                   \
 108           "Power8 or later: Specify encoded value for Data Stream Control " \
 109           "Register")                                                       \
 110   product(uint64_t,DSCR_DPFD_PPC64, 8,                                      \
 111           "Power8 or later: DPFD (default prefetch depth) value of the "    \
 112           "Data Stream Control Register."                                   \
 113           " 0: hardware default, 1: none, 2-7: min-max, 8: don't touch")    \
 114   product(uint64_t,DSCR_URG_PPC64, 8,                                       \
 115           "Power8 or later: URG (depth attainment urgency) value of the "   \
 116           "Data Stream Control Register."                                   \
 117           " 0: hardware default, 1: none, 2-7: min-max, 8: don't touch")    \
 118                                                                             \
 119   product(bool, UseLoadInstructionsForStackBangingPPC64, false,             \
 120           "Use load instructions for stack banging.")                       \
 121                                                                             \
 122   /* special instructions */                                                \
 123                                                                             \
 124   product(bool, UseCountLeadingZerosInstructionsPPC64, true,                \
 125           "Use count leading zeros instructions.")                          \
 126                                                                             \
 127   product(bool, UseCountTrailingZerosInstructionsPPC64, false,              \
 128           "Use count trailing zeros instructions.")                         \
 129                                                                             \
 130   product(bool, UseExtendedLoadAndReserveInstructionsPPC64, false,          \
 131           "Use extended versions of load-and-reserve instructions.")        \
 132                                                                             \
 133   product(bool, UseRotateAndMaskInstructionsPPC64, true,                    \
 134           "Use rotate and mask instructions.")                              \
 135                                                                             \
 136   product(bool, UseStaticBranchPredictionInCompareAndSwapPPC64, true,       \
 137           "Use static branch prediction hints in CAS operations.")          \
 138   product(bool, UseStaticBranchPredictionForUncommonPathsPPC64, false,      \
 139           "Use static branch prediction hints for uncommon paths.")         \
 140                                                                             \
 141   product(bool, UsePower6SchedulerPPC64, false,                             \
 142           "Use Power6 Scheduler.")                                          \
 143                                                                             \
 144   product(bool, InsertEndGroupPPC64, false,                                 \
 145           "Insert EndGroup instructions to optimize for Power6.")           \
 146                                                                             \
 147   /* Trap based checks. */                                                  \
 148   /* Trap based checks use the ppc trap instructions to check certain */    \
 149   /* conditions. This instruction raises a SIGTRAP caught by the      */    \
 150   /* exception handler of the VM.                                     */    \
 151   product(bool, UseSIGTRAP, true,                                           \
 152           "Allow trap instructions that make use of SIGTRAP. Use this to "  \
 153           "switch off all optimizations requiring SIGTRAP.")                \
 154   product(bool, TrapBasedICMissChecks, true,                                \
 155           "Raise and handle SIGTRAP if inline cache miss detected.")        \
 156   product(bool, TrapBasedNotEntrantChecks, true,                            \
 157           "Raise and handle SIGTRAP if calling not entrant or zombie"       \
 158           " method.")                                                       \
 159   product(bool, TraceTraps, false, "Trace all traps the signal handler"     \
 160           "handles.")                                                       \
 161                                                                             \
 162   product(bool, ZapMemory, false, "Write 0x0101... to empty memory."        \
 163           " Use this to ease debugging.")                                   \
 164                                                                             \
 165   /* Use Restricted Transactional Memory for lock elision */                \
 166   product(bool, UseRTMLocking, false,                                       \
 167           "Enable RTM lock eliding for inflated locks in compiled code")    \
 168                                                                             \
 169   experimental(bool, UseRTMForStackLocks, false,                            \
 170           "Enable RTM lock eliding for stack locks in compiled code")       \
 171                                                                             \
 172   product(bool, UseRTMDeopt, false,                                         \
 173           "Perform deopt and recompilation based on RTM abort ratio")       \
 174                                                                             \
 175   product(int, RTMRetryCount, 5,                                            \
 176           "Number of RTM retries on lock abort or busy")                    \
 177           range(0, max_jint)                                                \
 178                                                                             \
 179   experimental(int, RTMSpinLoopCount, 100,                                  \
 180           "Spin count for lock to become free before RTM retry")            \
 181           range(0, 32767) /* immediate operand limit on ppc */              \
 182                                                                             \
 183   experimental(int, RTMAbortThreshold, 1000,                                \
 184           "Calculate abort ratio after this number of aborts")              \
 185           range(0, max_jint)                                                \
 186                                                                             \
 187   experimental(int, RTMLockingThreshold, 10000,                             \
 188           "Lock count at which to do RTM lock eliding without "             \
 189           "abort ratio calculation")                                        \
 190           range(0, max_jint)                                                \
 191                                                                             \
 192   experimental(int, RTMAbortRatio, 50,                                      \
 193           "Lock abort ratio at which to stop use RTM lock eliding")         \
 194           range(0, 100) /* natural range */                                 \
 195                                                                             \
 196   experimental(int, RTMTotalCountIncrRate, 64,                              \
 197           "Increment total RTM attempted lock count once every n times")    \
 198           range(1, 32767) /* immediate operand limit on ppc */              \
 199           constraint(RTMTotalCountIncrRateConstraintFunc,AfterErgo)         \
 200                                                                             \
 201   experimental(intx, RTMLockingCalculationDelay, 0,                         \
 202           "Number of milliseconds to wait before start calculating aborts " \
 203           "for RTM locking")                                                \
 204                                                                             \
 205   experimental(bool, UseRTMXendForLockBusy, true,                           \
 206           "Use RTM Xend instead of Xabort when lock busy")                  \
 207 
 208 #endif // CPU_PPC_GLOBALS_PPC_HPP
--- EOF ---