## Vectorization in HotSpot JVM

Vladimir Ivanov
HotSpot JVM Compiler
Oracle Corp.
April 8, 2017


## Agenda

- SIMD ISA extensions
- packed vectors on x86
- JVM
- auto-vectorization, intrinsics
- Future
- JDK 9
- Vector API


Assembly Syntax

## AT\&T

mov 0x10(\%src),\%dst
vs
mov dst,[src+10h]
Intel

## "The Free Lunch Is Over", Herb Sutter, 2005



## Going Parallel

- Machines

$$
<10^{\wedge} 3-10^{\wedge} 6
$$

- Hadoop (Map/Reduce), Apache Spark
- Cores/hardware threads $<10 s-100 s$
(threads)
- Java Stream API
- Fork/Join framework
- CPU SIMD extensions
$<10$ s
- x86: SSE ..., AVX, ..., AVX-512

采 ${ }^{\prime}$ ava'

## Going Parallel: CPUs vs Co-processors

- CPUs
- SIMD ISA extensions (Single Instruction-Multiple Data)
- threads (Multiple Instructions-Multiple Data)
- Co-processors
- GPUs
- FPGAs
- ASICs
- Data Analytics Accelerator (DAX) on SPARC


## SIMD vs MIMD

- Machines

$$
<10^{\wedge} 3-10^{\wedge} 6 \quad 12 x
$$

- up to 12 cards / server
- Intel Xeon Phi
-4 threads x 72 cores
- AVX-512
-2 units / core


## SIMD today

- x86: MMX, SSE, AVX
- 8 64-bit registers (MMX) to 32 512-bit registers (AVX-512)
- ARM: NEON
- 32 128-bit registers
- SPARC: VIS
- 32 64-bit registers
- POWER: VMX/AltiVec
- 32 128-bit registers


## x86 SIMD Extensions

- Wide (multi-word) registers
- 128-bit (xmm)
- 256-bit (ymm)

- 512-bit (zmm)
- Instructions on packed vectors
- packed in a register or memory location
- short vectors of integer / FP numbers
- $2 \times$ double, $4 \times$ int, $8 \times$ short
- hard-coded vector size



## x86 SIMD Extensions

memory

registers

|  | + | + | + |
| :---: | :---: | :---: | :---: |
| $\mathrm{B}[i+3]$ | $\mathrm{B}[i+2]$ | $\mathrm{B}[i+1]$ | $\mathrm{B}[i+0]$ |
| $=$ | $=$ | $=$ | $=x \mathrm{xmm}$ |

// Store into C[i:i+3]
vmovdqu \%xmm2,0x10(\%r8,\%rdx,4)

## // Load A[i:i+3]

vmovdqu 0x10(\%rcx,\%rdx,4),\%xmm0
// Load B[i:i+3]
vmovdqu 0x10(\%r10,\%rdx,4),\%xmm1
// $A[i: i+3]+B[i: i+3]$
vpaddd \%xmm0,\%xmm1,\%xmm2

岳 Java-

| $\mathrm{C}[i+3]$ | $\mathrm{C}[i+2]$ | $\mathrm{C}[\mathrm{i}+1]$ | $\mathrm{C}[\mathrm{i}+0]$ |
| :--- | :--- | :--- | :--- |


| Year | Name | Registers |  |
| :--- | :--- | :--- | :--- |
| 1997 | MMX | 64-bit | mm0-7 |
| 1999 | SSE | 128-bit | xmm0-7 |
| 2001 | SSE2 | 128-bit | xmm0-15 |
| 2004 | SSE3 | 128-bit | xmm0-15 |
| 2006 | SSSE 3 | 128-bit | xmm0-15 |
| 2006 | SSE 4.1 | 128-bit | xmm0-15 |
| 2008 | SSE 4.2 | 128-bit | xmm0-15 |
| 2011 | AVX | 256-bit | ymm0-15 |
| 2013 | AVX2 | 256-bit | ymm0-15 |
| 2013 | FMA3 | 256-bit | ymm0-15 |
| 2015 | AVX-512 | 512-bit | zmm0-31 (k0-7) |

## How to utilize SIMD instructions?

## Vectorization techniques

- Automatic
- sequential languages and practices gets in the way
- Semi-automatic
- Give your compiler/runtime hints and hope it vectorizes
- e.g., OpenMP 4.0 \#pragma omp simd
- Code explicitly
- e.g., SIMD instruction intrinsics


## Problem

If the code is compiled for a particular instruction set then it will be compatible with all CPUs that support this instruction set or any higher instruction set, but possibly not with earlier CPUs.

## SSE 4.2 << AVX-512

## CPU Dispatching

Idea:
Make critical parts of the code in multiple versions for different CPUs.

- For example, provide:
- AVX2 \& SSE 4.2 specializations
- generic version that is compatible with old microprocessors
- The program should automatically detect which instruction set is supported and choose the appropriate version.


## CPU Dispatching

"It is quite expensive - in terms of development, testing and maintenance - to make a piece of code in multiple versions, each carefully optimized and fine-tuned for a particular set of CPUs. "

## "Optimizing software in C++", Agner Fog

## CPU dispatching: Common pitfalls

- Optimizing for present processors rather than future processors
- Thinking in terms of specific processor models rather than processor features
- Assuming that processor model numbers form a logical sequence
- Failure to handle unknown processors properly
- Underestimating the cost of keeping a CPU dispatcher updated
- Making too many branches
- Ignoring virtualization
"Optimizing software in C++", Agner Fog


## JVM and SIMD today

JVM is in a good position:

1. Java bytecode is platform-agnostic
2. CPU probing at runtime (at startup)

- knows everything about the hardware it executes at the moment

3. Dynamic code generation

- only use instructions which are available on the host


## JVM and SIMD today

- Hotspot supports some of x86 SIMD instructions
- Automatic vectorization of Java code
- Superword optimizations in HotSpot C2 compiler to derive SIMD code from sequential code
- JVM intrinsics
- Array copying, filling, and comparison

采 lava

## JVM Intrinsics

## JVM Intrinsics

"A method is intrinsified if the HotSpot VM replaces the annotated method with hand-written assembly and/or handwritten compiler IR -- a compiler intrinsic -- to improve performance."

## @HotSpotIntrinsicCandidate JavaDoc

```
public final class java.lang.Class<T> implements ... {
    @HotSpotIntrinsicCandidate
    public native boolean isInstance(Object obj);
```


## Vectorized JVM Intrinsics

- Array copy
- System.arraycopy(), Arrays.copyOf(), Arrays.equals()
- Array mismatch (@since 9)
- Arrays.mismatch(), Arrays.compare()
- based on ArraysSupport.vectorizedMismatch()


## Auto-vectorization

by JIT-compiler

# Exploiting Superword Level Parallelism with Multimedia Instruction Sets 

Samuel Larsen and Saman Amarasinghe MIT Laboratory for Computer Science

Cambridge, MA 02139
\{slarsen,saman\}@lcs.mit.edu

$$
\begin{aligned}
& \mathrm{a}=\mathrm{b}+\mathrm{c} * \mathrm{z}[\mathrm{i}+0] \\
& \mathrm{d}=\mathrm{e}+\mathrm{f} * \mathrm{z}[\mathrm{i}+1] \\
& \mathrm{r}=\mathrm{s}+\mathrm{t} * \mathrm{z}[\mathrm{i}+2] \\
& \mathrm{w}=\mathrm{x}+\mathrm{y} * \mathrm{z}[\mathrm{i}+3]
\end{aligned}
$$

| $\left\|\begin{array}{l} \mathrm{a} \\ \mathrm{~d} \\ \mathrm{r} \\ \mathrm{w} \end{array}\right\|$ | $=$ | b e s x | ${ }^{\text {SIMD }}$ |  | *SIMD | $z[i+0]$ $z[i+1]$ $z[i+2]$ $z[i+3]$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 1: Isomorphic statements that can be packed and executed in parallel.

## Vectorization: Prerequisites

SuperWord optimization is:

1. implemented only in C2 JIT-compiler
```
hotspot/src/share/vm/opto/c2_globals.hpp:
    product(bool, UseSuperWord, true,
    "Transform scalar operations into superword operations")
```

2. applied only to unrolled loops

- unrolling is performed only for counted loops


## Counted Loops vs Trip-Counted Loops

"Counted loops are all trip-counted loops, with exactly 1 trip-counter exit path (and maybe some other exit paths). The trip-counter exit is always last in the loop. The trip-counter have to stride by a constant; the exit value is also loop invariant."
hotspot/src/share/vm/opto/loopnode.hpp:136


## Counted Loop

```
for (int i = start; i < limit; i+=stride) {
    // Loop body
}
int i = start;
while (i < limit) {
    // Loop body
    i+=stride;
}
```

- limit is loop invariant
- stride is constant (compile-time)


## How to detect?

1. \$ java ... -XX:+PrintCompilation -XX:+TraceLoopOpts - available only in debug builds

1291 b CountedLoop::test1 (28 bytes)
Counted Loop: N100/N83 limit_check predicated counted [0,100),+1 (-1 iters)
2. \$ java ... -XX:+PrintAssembly ...
-and eyeball generated code

## Counted Loop?

for (int i = 0; i < 100; i++) \{ /*Loop body*/ \}
\$ java ... -XX:+TraceLoopOpts ...

Counted Loop: N100/N83 ... counted $[0,100),+1(-1$ iters)

Slava

## Counted Loop?

for (int i = start; i < 100; i++) \{ /*Loop body*/ \}

Counted Loop: N104/N84 ... counted [int, 100),+1 (-1 iters)

## Counted Loop?

for (int i = start; i < end; i++) \{ /*Loop body*/ \}

Counted Loop: N104/N84 ... counted [int,int),+1 (-1 iters)

## Counted Loop?

for (int i = start;
i < end1 \&\& i < end2;
i++) \{ ... \}

Counted Loop: N104/N84 ... counted [int,int),+1 (-1 iters)

棗 Java-

## Counted Loop?

for (int i = start;
i < end1 || i < end2; i++) \{ ... \}

Loop: N101/N93 limit_check predicated sfpts=\{ 93 \}
PartialPeel Loop: N101/N93 limit_check predicated sfpts=\{ 93 \}
Counted Loop: N136/N64 counted [int,int),+1 (-1 iters)

## Counted Loop?

for (int i = start; i < end; i+=2) \{ /*Loop body*/ \}

Counted Loop: N108/N85 ... counted [int,int),+2 (-1 iters)

## Counted Loop?

for (int i = start; i < end; i+=d) \{ /*Loop body*/ \}
for (int $\mathbf{i}=$ start; $\mathbf{i}<$ end; $\left.\mathbf{i}^{*}=\mathbf{2}\right)\left\{/^{*}\right.$ Loop body*/ \}
for (int $i=s t a r t ; i<e n d ; i++)$ \{
... if (...) \{ end++; \} ...
\}

## Counted Loop?

for (long $1=0 ; 1<100 ; 1++$ ) $\{\ldots\}$
for (int $\quad$ i $=0$; i < 100; i++) $\{. .$.
for (byte $\mathrm{b}=0$; $\mathrm{b}<100 ; \mathrm{b}++$ ) $\{\ldots\}$
for (short s = 0; s < 100; s++) \{...\}
for (char c = 0; c < 100; c++) \{...\}

## Counted Loop?

for (int i = 0; i < 100; i++) \{
... $f()$; // not inlined
\}

Counted Loop: ... counted $[0,100),+1(-1$ iters) has_call has_sfpt

But no unrolling happens, hence no vectorization.
int[] A, B, C;
for (int i = 0; i < MAX; i++) \{ $\mathrm{A}[\mathrm{i}]=\mathrm{B}[\mathrm{i}]+\mathrm{C}[\mathrm{i}]$;
\}

## Loop unrolling (4 times)

for (int i = 0; i < MAX-4; i+=4) \{ // main loop $A[i+0]=B[i+0]+C[i+0] ;$ $A[i+1]=B[i+1]+C[i+1] ;$ $A[i+2]=B[i+2]+C[i+2] ;$ $A[i+3]=B[i+3]+C[i+3] ;$
\}
// post-loop

## Loop unrolling

for (int $i=0$; $i<M A X-4 ; i+=4)$ \{

$$
\mathrm{A}[\mathrm{i}+\theta]=\mathrm{B}[\mathrm{i}+\theta]+\mathrm{C}[\mathrm{i}+\theta] ;
$$

$$
A[i+1]=B[i+1]+C[i+1] ; \quad \text { isomorphic }
$$

$$
A[i+2]=B[i+2]+C[i+2]
$$

$$
\} \quad \frac{A[i+3]}{A[i: i+3]}=B[i+3]+C[i+3] ;
$$

## Main loop



## Manual unrolling?

```
for (long l = 0; l < MAX-4; l+=4) \{ // main loop
        \(\mathrm{A}[1+0]=\mathrm{B}[1+0]+\mathrm{C}[1+0] ;\)
    \(\mathrm{A}[1+1]=\mathrm{B}[1+1]+\mathrm{C}[1+1] ;\)
    \(\mathrm{A}[1+2]=\mathrm{B}[1+2]+\mathrm{C}[1+2] ;\)
    \(\mathrm{A}[1+3]=\mathrm{B}[1+3]+\mathrm{C}[1+3]\);
\}
```

Nope... No unrolling during compilation, hence no vectorization.

## Vectorized loop

int i = 0;
for (; i < MAX-4; i+=4) \{ // main loop
$A[i: i+3]=B[i: i+3]+C[i: i+3] ;$
\}
for (; i < MAX; i++) \{ // post-loop $A[i]=B[i]+C[i] ;$
\}
// main-loop
0x10a4249d0: vmovdqu 0x10(\%rcx,\%rdx,4),\%xmm0
0x10a4249d6: vpaddd 0x10(\%r10,\%rdx,4),\%xmm0,\%xmm0
$0 x 10 a 4249 \mathrm{dd}: ~ v m o v d q u$ \%xmm0, $0 x 10(\% \mathrm{r} 8, \% \mathrm{rdx}, 4)$
$0 x 10 a 4249 \mathrm{e} 4$ : add $\$ 0 \times 4, \% \mathrm{edx}$
0x10a4249e7: cmp \%r9d,\%edx
0x10a4249ea: jl 0x10a4249d0
// post-loop

$0 x 10(\% r 10, \% r d x, 4), \% e b x \quad$; $A[i]=>e b x$
$0 x 10(\% r c x, \% r d x, 4), \% e b x$; $B[i]+e b x=>e b x$
\%ebx,0x10(\%r8,\%rdx,4) ; ebx => C[i]
\%edx
; i++
a07: jl 0x10a4249f4
$\left[\begin{array}{l}0 x 10 a 42499 \mathrm{~d}: ~ m o v \\ 0 x 10 a 4249 a 2: ~ a d d \\ 0 x 10 a 4249 a 7: ~ m o v \\ 0 x 10 a 4249 a c: ~ i n c \\ 0 x 10 a 4249 a e: ~ c m p \\ 0 x 10 a 4249 b 0: ~ j l\end{array}\right.$

0x10(\%r10,\%rdx,4),\%r9d 0x10(\%rcx,\%rdx,4),\%r9d \%r9d,0x10(\%r8,\%rdx,4)
\%edx

\%edi,\%edx
0x10a42499d
// main-loop
[ $0 x 10 a 4249 \mathrm{~d} 0: ~ v m o v d q u$ $0 x 10(\% r c x, \% r d x, 4), \% x m m 0$
0x10a4249d6: vpaddd $0 x 10(\% r 10, \% r d x, 4), \% x m m 0, \% x m m 0$
0x10a4249dd: vmovdqu \%xmm0,0x10(\%r8,\%rdx,4)
0x10a4249e4: add \$0x4,\%edx
0x10a4249e7: cmp \%r9d,\%edx
0x10a4249ea: jl 0x10a4249d0

## Vectorized loop

int i = 0, prefix = ???;
for (; i < prefix; i++) \{ // pre-loop
$A[i]=B[i]+C[i] ;$
\}
for (; i < MAX-4; i+=4) \{ // main loop $A[i: i+3]=B[i: i+3]+C[i: i+3] ;$
\}
for (; i < MAX; i++) $\begin{aligned} & \text { A }[\mathrm{i}]=B[i]+C[i] ; \\ & \}\end{aligned} \quad . \quad$ // post-loop

采 Java

## Alignment



| T | no unrolling | not vectorized | vectorized |
| :--- | ---: | ---: | ---: |
| byte | $592 \pm 6$ | $506 \pm 6$ | $159 \pm 4$ |
| short | $541 \pm 7$ | $495 \pm 4$ | $140 \pm 3$ |
| char | $537 \pm 4$ | $493 \pm 4$ | $141 \pm 2$ |
| int | $532 \pm 5$ | $490 \pm 4$ | $154 \pm 2$ |
| long | $533 \pm 8$ | $492 \pm 5$ | $157 \pm 2$ |
| float | $530 \pm 4$ | $489 \pm 7$ | $155 \pm 2$ |
| double | $526 \pm 5$ | $483 \pm 4$ | $172 \pm 3$ |

```
<any T> void add (T[] A, T[] B, T[] C) {
    for (int i = 0; i < MAX; i++) {
    A[i] = B[i] + C[i];
    }
}
```


## Main loop

```
\0x10a4249d0: vmovdqu 0x10(%rcx,%rdx,4),%xmm0 ; B[i:i+3] => xmm0
    0x10a4249d6: vpaddd 0x10(%r10,%rdx,4),%xmm0,%xmm0
    0x10a4249dd: vmovdqu %xmm0,0x10(%r8,%rdx,4)
    0x10a4249e4: add $0x4,%edx
    0x10a4249e7: cmp %r9d,%edx
    0x10a4249ea: j1 0x10a4249d0
; C[i:i+3] + xmm0 => xmm0
; xmm0 => A[i:i+3]
; i += 4
;
; if (i < (MAX-4)) repeat
```


## Hmm... Why not 256-bit?

```
\0x10a4249d0: vmovdqu 0x10(%rcx,%rdx,4),%xmm0 ; B[i:i+3] => xmm0
    0x10a4249d6: vpaddd 0x10(%r10,%rdx,4),%xmm0,%xmm0
    0x10a4249dd: vmovdqu %xmm0,0x10(%r8,%rdx,4)
    0x10a4249e4: add
$0x4,%edx
%r9d,%edx
0x10a4249d0
; C[i:i+3] + xmm0 => xmm0
; xmm0 => A[i:i+3]
; i += 4
```

0x10a4249e7: cmp
\%r9d,\%edx
0x10a4249d0

```
;
; if (i < (MAX-4)) repeat
```

; $C[i: i+3]+x m m 0 \Rightarrow x m m 0$

## All right, compiler problem. Fixed in 9.

[0x117023512: vmovdqu 0x10(\%rbx,\%rcx,4),\%ymm0
0x117023518: vpaddd 0x10(\%rdi,\%rcx,4),\%ymm0,\%ymm0
$0 x 11702351 e: ~ v m o v d q u ~ \% y m m 0,0 x 10(\% r 9, \% r c x, 4)$

0x11702354f: vmovdqu 0x70(\%rbx,\%r8,4), \%ymm0
0x117023556: vpaddd 0x70(\%rdi,\%r8,4),\%ymm0,\%ymm0
0x11702355d: vmovdqu \%ymm0,0x70(\%r9,\%r8,4)

0x117023564: add $\$ 0 \times 20, \% e c x$

0x117023567: cmp \%r10d,\%ecx
0x11702356a: j1 0x117023512

## But wait... What happened to main loop?

[ 0x117023512: vmovdqu 0x10(\%rbx,\%rcx,4),\%ymm0 0x117023518: vpaddd 0x10(\%rdi,\%rcx,4),\%ymm0,\%ymm0 0x11702351e: vmovdqu \%ymme,0x10(\%r9,\%rcx,4)

0x11702354f: vmovdqu 0x70(\%rbx,\%r8,4),\%ymm0 0x117023556: vpaddd $0 x 70(\% \mathrm{rdi}, \% \mathrm{r} 8,4), \% y m m 0, \% \mathrm{ymm} 0$ 0x11702355d: vmovdqu \%ymme,0x70(\%r9,\%r8,4)
$0 \times 117023564$ : add
\$0x20, \%ecx

0x117023567: cmp
0x11702356a: jl

## 진) JDK / JDK-8129920 <br> Vectorized loop unrolling

## Agile Board

| Details |  |  |  | People |
| :---: | :---: | :---: | :---: | :---: |
| Type: | (5) Enhancement | Status: | RESOLVED | Assignee: |
| Priority: | 3 P3 | Resolution: | Fixed | M Michael Berg |
| Affects Version/s: | 9 | Fix Version/s: | 9 |  |
| Component/s: | hotspot |  |  | Reporter: |
| Labels: | None |  |  | OMichael Berg |
| Environment: | Only applicable for queries and possib | argets. Vendors ment this work | to enable first unrolling 6 targets. | Votes: <br> (0) Vote for this issue |
| Subcomponent: | compiler |  |  | Watchers: |
| Resolved In Build: | b75 |  |  | 2 Start watching this issue |
| CPU: | x86 |  |  |  |
| OS: | generic |  |  | Dates |

## JDK-8129920: Vectorized Loop Unrolling

"... we leverage unroll factors from the baseline loop which are much larger to obtain optimum throughput on $\mathbf{x 8 6}$ architectures. The uplift range on SpecJvm2008 is seen on scimark.lu.\{small|large\} with uplift noted at $3 \%$ and $\mathbf{8 \%}$ respectively. We see as much as 1.5 x uplift on vector centric micros like reductions on default optimizations."

Michael Berg, Intel
JDK-8129920

## JDK 9: Vectorized Loop: Before Unrolling

```
for (; i < a; i++) { ... }
// pre-loop
```

for (; i < MAX-4; i+=4) \{ // main loop
$A[i: i+3]=B[i: i+3]+C[i: i+3] ;$
\}


## JDK 9: Vectorized Loop: After Unrolling

for (; i < MAX-step; i+=step) \{ // main loop

$$
\mathrm{A}[\mathrm{i}: \mathrm{i}+\mathrm{V}] \quad=\mathrm{B}[\mathrm{i}: \mathrm{i}+\mathrm{V}] \quad+\mathrm{C}[\mathrm{i}: \mathrm{i}+\mathrm{V}] ;
$$

$$
A[i+V: i+2 * V]=B[i+V: i+2 * V]+C[i+V: i+2 * V] ;
$$

$$
A\left[i+2 * V: i+3^{*} V\right]=B\left[i+2^{*} V: i+3^{*} V\right]+C\left[i+2 * V: i+3^{*} V\right] ;
$$

$$
A[i+3 * V: i+4 * V]=B[i+3 * V: i+4 * V]+C[i+3 * V: i+4 * V] ;
$$

\}
for (; i < MAX; i++) \{ $\mathrm{A}[\mathrm{i}]=\mathrm{B}[\mathrm{i}]+\mathrm{C}[\mathrm{i}] ;$ \} // post-loop
int step = 4 /*unroll_factor*/ * max_vector_size;
int V = max_vector_size - 1;

## JDK 9: Vectorized Main Loop

int step $=$ unroll_factor * max_vector_size;
for (; i < MAX-step; i+=step) \{ ... \} // main loop
// NB! Up to (unroll_factor * max_vector_size) iterations for (; i < MAX; i++) \{ $\mathrm{A}[\mathrm{i}]=\mathrm{B}[\mathrm{i}]+\mathrm{C}[\mathrm{i}]$; \} // post-loop

## JDK-8149421: Vectorized Post Loops

"the addition of atomic unrolled drain loops which precede fix-up segments and which are significantly faster than scalar code. The requirement is that the main loop is super unrolled after vectorization. I see up to $54 \%$ uplift on micro benchmarks on $x 86$ targets for loops which pass superword vectorization and which meet the above criteria."

## Michael Berg, Intel <br> hotspot-compiler-dev@ojn

## JDK 9: Vectorized Post-loop

for (; i < MAX-4; i+=4) \{ // vectorized post-loop $A[i: i+3]=B[i: i+3]+C[i: i+3] ;$
\} // trip-count in [0; unroll_factor)
for (; i < MAX; i++) \{ // post-loop
$A[i]=B[i]+C[i] ;$
\} // trip-count in [0; max_vector_size)

| T | no unrolling | not vectorized | vectorized | jdk9-b163 |
| :--- | ---: | ---: | ---: | ---: |
| byte | $592 \pm 6$ | $506 \pm 6$ | $159 \pm 4$ | $69 \pm 3$ |
| short | $541 \pm 7$ | $495 \pm 4$ | $140 \pm 3$ | $69 \pm 4$ |
| char | $537 \pm 4$ | $493 \pm 4$ | $141 \pm 2$ | $68 \pm 2$ |
| int | $532 \pm 5$ | $490 \pm 4$ | $154 \pm 2$ | $74 \pm 1$ |
| long | $533 \pm 8$ | $492 \pm 5$ | $157 \pm 2$ | $141 \pm 1$ |
| float | $530 \pm 4$ | $489 \pm 7$ | $155 \pm 2$ | $80 \pm 3$ |
| double | $526 \pm 5$ | $483 \pm 4$ | $172 \pm 3$ | $167 \pm 2$ |

```
<any T> void add (T[] A, T[] B, T[] C) {
    for (int i = 0; i < MAX; i++) {
            A[i] = B[i] + C[i];
    }
}
```

Core i7, 1x2x2, Haswell (AVX2) macos-x64
$\mathrm{T}=$ int

| MAX | 8 u 121 | jdk9-b163 |  |
| :---: | :---: | :---: | :---: |
| 0 | $2.0 \pm 0$ | $2 \pm 0$ | ns/op |
| 1 | $3.8 \pm 0$ | $3.8 \pm 0$ |  |
| 10 | $7.3 \pm 2$ | $8.2 \pm 1$ |  |
| 100 | $22 \pm 1$ | $17 \pm 1$ |  |
| 10^3 | $153 \pm 4$ | $73 \pm 3$ |  |
| 10^4 | $2058 \pm 57$ | $2025 \pm 14$ |  |
| 10^5 | $36 \pm 1$ | $35 \pm 1$ | $\mu s / o p$ |
| 10^6 | $858 \pm 34$ | $883 \pm 14$ |  |
| 10^7 | $8751 \pm 145$ | $9144 \pm 14$ |  |

int[] A;
for (int i = 0; i < MAX; i++) A[i]++;
$\rightarrow 0 x 102222 b 60$ : 0x00000001
...
vmovq 0x102222b60, \%xmm0
vpunpcklqdq \%xmm0,\%xmm0,\%xmm0 vinserti128 \$0x1,\%xmm0,\%ymm0,\%ymm0
// Main loop
[ vmovdqu $0 x 10(\% r 10, \% r c x, 4), \% y m m 1$ vpaddd \%ymm0,\%ymm1,\%ymm1
vmovdqu \%ymm1,0x10(\%r11,\%rcx,4)
add $\$ 0 \times 8$,\%ecx
cmp \%r9d,\%ecx

## int[] A;

for (int i = 0; i < MAX; i++) A[i] *= 10;


## // Main loop

$\rightarrow$ vmovdqu 0x10(\%r10, \%r11,4), \%ymme vpslld \$0x1,\%ymm0,\%ymm1 vpslld \$0x3,\%ymm0,\%ymm0 vpaddd \%ymm0,\%ymm1,\%ymm0 vmovdqu \%ymme,0x10(\%r10,\%r11,4)
add $\$ 0 \times 8, \%$ r11d
cmp \%r8d,\%r11d
டjl
int[] A, B, C;
for (int i = 0; i < MAX; i++) $\mathrm{A}[\mathrm{i}]=\mathrm{B}[\mathrm{i}] * \mathrm{C}[\mathrm{i}]$;

```
// Main loop
>vmovdqu 0x10(%rcx,%rdx,4),%xmm0
    vpmulld 0x10(%r10,%rdx,4),%xmm0,%xmm0
    vmovdqu %xmm0,0x10(%r8,%rdx,4)
    add $0x4,%edx
    cmp %r9d,%edx
<jl
```


## Strided Access

float[] A, B, C;
for (int i = 0; i < MAX; i++) $\mathrm{A}[\mathrm{i}]=\mathrm{B}[2 * i] * \mathrm{C}[2 * i] ;$

VGATHERDPS/VGATHERQPS - Gather Packed SP FP values Using Signed Dword/Qword Indices

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.WO $92 / \mathrm{r}$ VGATHERDPS $x m m 1$, vm32x, xmm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32x, gather single-precision FP values from memory conditioned on mask specified by $x \mathrm{~mm} 2$. Conditionally gathered elements are merged into xmm1. |
| VEX.DDS.128.66.0F38.WO $93 / \mathrm{r}$ VGATHERQPS $x m m 1, v m 64 x, x m m 2$ | RMV | V/V | AVX2 | Using qword indices specified in vm64x, gather single-precision FP values from memory conditioned on mask specified by $x \mathrm{~mm} 2$. Conditionally gathered elements are merged into xmm1. |

## Strided Access

float[] A, B, C;
for (int i = 0; i < MAX; i++) $\mathrm{A}[\mathrm{i}]=\mathrm{B}[2 * \mathrm{i}] * \mathrm{C}[2 * \mathrm{i}]$;

## // Main loop

```
vmovss 0x18(%rax,%rcx,4),%xmm4
vaddss 0x18(%rdx,%rcx,4),%xmm4,%xmm1
vmovss %xmm1,0x14(%r11,%r9,4)
vmovss 0x20(%rax,%rcx,4),%xmm4
vaddss 0x20(%rdx,%rcx,4),%xmm4,%xmm1
vmovss %xmm1,0x18(%r11,%r9,4)
vmovss 0x28(%rdx,%rcx,4),%xmm4
vaddss 0x28(%rax,%rcx,4),%xmm4,%xmm1
vmovss %xmm1,0x1c(%r11,%r9,4)
add $0x4,%r10d
```


## Strided Access

float[] A, B, C;
for (int i = 0; i < MAX; i++) $\mathrm{A}[\mathrm{i}]=\mathrm{B}[2 * \mathrm{i}] * \mathrm{C}\left[2^{*} \mathrm{i}\right] ;$

VGATHERD* in AVX2, but:

- no scatter operations
- only floating point variants


## // Main loop

```
    vmovss 0x18(%rax,%rcx,4),%xmm4
    vaddss 0x18(%rdx,%rcx,4),%xmm4,%xmm1
    vmovss %xmm1,0x14(%r11,%r9,4)
    vmovss 0x20(%rax,%rcx,4),%xmm4
    vaddss 0x20(%rdx,%rcx,4),%xmm4,%xmm1
    vmovss %xmm1,0x18(%r11,%r9,4)
    vmovss 0x28(%rdx,%rcx,4),%xmm4
    vaddss 0x28(%rax,%rcx,4),%xmm4,%xmm1
    vmovss %xmm1,0x1c(%r11,%r9,4)
    add $0x4,%r10d
```


## What about Unsafe?

## What about Unsafe?

// Main loop
// On-heap
long off = Unsafe.ARRAY_INT_BASE_OFFSET;
for (int i = 0; i < MAX; i++) \{
$/ / A[i]=B[i]+C[i]$
int val = U.getInt(B, off)

+ U.getInt(C, off);
U.putInt(A, off, val); off += Unsafe.ARRAY_INT_INDEX_SCALE; \}
mov \%rdx,\%rdi
add $\% r 9, \% r d i$
mov (\%rcx),\%r8d
add $\$ 0 \times 20, \% r 9$
add $\$ 0 x 8, \% r 10 \mathrm{~d}$
cmp \%eax,\%r10d
jl


## What about Unsafe?

// Off-heap
long addrA = U.allocateMemory(...);
long addrB = U.allocateMemory(...);
long addrC = U.allocateMemory(...);

```
for (int i = 0; i < MAX; i++) {
    long off = i * 4;
    int val = U.getInt(null, addrB + off)
    + U.getInt(null, addrC + off);
    U.putInt(null, addrA + off, val);
}
```


## Unsafe == Fast

## 

棗 lava
## Reductions

## Horizontal Addition



VPHADDD \%xmm0,\%xmm1,\%xmm2


## Integer/FP scalar reduction optimization

## Agile Board

Details

Type:
Priority
Affects Version/s:
Component/s:
Labels:
Subcomponent:
Resolved In Build:
(3) Enhancement

3 P3
9
hotspot
None
compiler
b64

## Status: <br> Resolution:

Fix Version/s
9

"Reduction vector optimization could be expensive for simple expressions because it uses several additional instructions per vector. [...] We need to restrict reduction optimization only to cases when it is beneficial."

## // Vectorized post-loop


vmovdqu 0x10(\%rdi,\%r11,4),\%ymm0 vmovdqu 0x10(\%rbx,\%r11,4),\%ymm1 vpmulld \%ymm0,\%ymm1,\%ymm0
vphaddd \%ymm0,\%ymm0,\%ymm3
vphaddd \%ymm1,\%ymm3,\%ymm3
vextracti128 \$0x1,\%ymm3,\%xmm1
vpaddd \%xmm1,\%xmm3,\%xmm3
vmovd \%eax,\%xmm1
vpaddd $\% x m m 3, \% x m m 1, \% x m m 1$
vmovd \%xmm1,\%eax
add \$0x8,\%r11d
cmp \%r8d,\%r11d
jl 0x117e23668

## // Vectorized post-loop


vmovdqu 0x10(\%rdi,\%r11,4),\%ymm0 vmovdqu 0x10(\%rbx,\%r11,4),\%ymm1 vpmulld \%ymm0,\%ymm1,\%ymm0 vphaddd \%ymm0,\%ymm0,\%ymm3 vphaddd \%ymm1,\%ymm3,\%ymm3 vextracti128 \$0x1,\%ymm3,\%xmm1
vpaddd \%xmm1,\%xmm3,\%xmm3
vmovd \%eax,\%xmm1
vpaddd $\% x m m 3, \% x m m 1, \% x m m 1$
vmovd \%xmm1,\%eax
add \$0x8,\%r11d
cmp \%r8d,\%r11d
jl 0x117e23668

## VPHADDD



Fused Multiply-Add (FMA)

## Fused Operations

- Single Instruction - Multiple Nested operations
- Use cases
- dot product

$$
\begin{aligned}
& \text { for (int } i=0 ; i<M A X ; i++) \\
& r=r+A[i] * B[i] ;
\end{aligned}
$$

- matrix multiplication

```
for (int k = 0; k < MAX; k++)
    r = r + A[i][k]*B[k][j];
```


## FMA4 (only AMD)

| Mnemonic | Operands | Operation |
| :---: | :---: | :---: |
| VFMADDPDy | ymm, ymm, ymm/m256 | $\mathrm{a}=\mathrm{b}^{*} \mathrm{c}+\mathrm{d}$ |
| VFMADDPSy |  |  |
| VFMADDPDx | xmm, xmm, xmm/m128 |  |
| VFMADDPSx |  |  |
| VFMADDSD | xmm, xmm, xmm/m64 |  |
| VFMADDSS | xmm, xmm, xmm/m32 |  |

## FMA3 (both Intel \& AMD)

| Mnemonic | Operation |
| :--- | :---: |
| VFMADD132... | $\mathrm{a}=\mathrm{a} * \mathrm{c}+\mathrm{b}$ |
| VFMADD213... | $\mathrm{a}=\mathrm{b}^{*} \mathrm{a}+\mathrm{c}$ |
| VFMADD231... | $\mathrm{a}=\mathrm{b}^{*} \mathrm{c}+\mathrm{a}$ |

float[] A, B, C, D = ...;
for (int $i=0 ; i<M A X ; i++)\{$
$A[i]=B[i] * C[i]+D[i] ;$ \}

// Vectorized post-loop
vmovdqu $0 x 10(\% \mathrm{r} 8, \% \mathrm{r} 11,4), \% y m m 0$
vmulps 0x10(\%rcx,\%r11,4),\%ymm0,\%ymm0 vaddps $0 x 10(\% \mathrm{rax}, \% \mathrm{r} 11,4), \% y m m 0, \% \mathrm{ymm} 0$ vmovdqu \%ymme,0x10(\%rdx,\%r11,4)
add $\$ 0 \times 8, \%$ r11d
cmp \%r10d,\%r11d
, jl

Vectorized, no FMA.

## Math.fma() // @since 9

float[] A, B, C, D = ...;
for (int $i=0 ; i<\operatorname{MAX} ; i++)\{$
$A[i]=$ Math.fma(B[i], $C[i], D[i])$; \}
// Post-loop
[ vmovss $0 \times 10(\% r 11, \% r b x, 4), \% x m m 1$ vmovss $0 \times 10(\% r 9, \% r b x, 4), \% x m m 0$ vmovss $0 x 10(\% r 8, \% r b x, 4), \% x m m 3$ vfmadd231ss \%xmm1,\%xmm0,\%xmm3 vmovss \%xmm3,0x10(\%r10,\%rbx,4)
inc \%ebx
cmp \%edi,\%ebx
Not vectorized, scalar FMA.

## JDK 9: Other Enhancements in SuperWord

8153998: Masked vector post loops
8080325: SuperWord loop unrolling analysis
8151573: Multiversioning for range check elimination
8135028: support for vectorizing double precision sqrt
8076284: Improve vectorization of parallel streams
8139340: SuperWord enhancement to support vector conditional move (CMovVD ) on Intel AVX cpu

## What else in AVX-512?

- Masked vector operations

$$
\text { if }(B[i]>0) A[i]=B[i] ;
$$

- Scatter/Gather
$A[i]=B[i]+C[D[i]] ; / /$ indirect access
- Conflict Detection
A[B[i]]++;
// histogram


## If-conversion

for (int $i=0$; $i<M A X ; i++)$
if ( $\mathrm{B}[\mathrm{i}]>0$ ) \{
$A[i]=B[i] ;$
\}


A[] | $\operatorname{int}[]$ | $A[i+0]$ | $B[i+1]$ | $A[i+2]$ | $B[i+3]$ | - - |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Indirect Access

for (int $\mathrm{i}=0$; i < MAX; i++) $A[i]=B[i]+C[D[i]] ;$
"Gatherers": fetch data elements using vector-index memory addressing.


VGATHERQPD

| 128 | 32 |  | xmm0 |
| ---: | ---: | ---: | ---: |
| $C[D[i+3]]$ | $C[D[i+2]]$ | $C[D[i+1]]$ | $C[D[i]]$ |

## Histogram

for (int i = 0; i < MAX; i++) A[B[i]]++;


## Histogram

for (int i = 0; i < MAX; i++) $A[B[i]]++;$


## Histogram

for (int i = 0; i < MAX; i++) A[B[i]]++;


| (intel) Intrinsics Guide | _mm_search | $?$ |
| :---: | :---: | :---: |
| Technologies | __m128i _mm_abs_epi16 (__m128i a) | pabsw |
| $\square$ MMX | __m128i _mm_mask_abs_epi16 (__m128i src, __mmask8 k, __m128i a) | vpabsw |
| $\square$ SSE | __m128i _mm_maskz_abs_epi16 (__mmask8 k, __m128i a) | vpabsw |
| $\square$ SSE2 | __m256i _mm256_abs_epi16 (__m256i a) | vpabsw |
| $\bigcirc$ SSE3 | __m256i _mm256_mask_abs_epi16 (__m256i src, __mmask16 k, __m256i a) | vpabsw |
| $\square$ SSSE3 | __m256i _mm256_maskz_abs_epi16 (__mmask16 k, __m256i a) | vpabsw |
| $\square$ SSE4.1 | _m512i _mm512_abs_epi16 (__m512i a) | vpabsw |
| $\square$ SSE4.2 | __m512i _mm512_mask_abs_epi16 (__m512i src, __mmask32 k, __m512i a) | vpabsw |
| AVX | __m512i _mm512_maskz_abs_epi16 (__mmask32 k, _-m512i a) | vpabsw |
| AVX2 | __m128i _mm_abs_epi32 (__m128i a) | pabsd |
| $\square$ FMA | _-m128i _mm_abs_epi32 (_-m128i a) | pabsd |
| AVX-512 | __m128i _mm_mask_abs_epi32 (__m128i src, __mmask8 k, __m128i a) | vpabsd |
| $\bigcirc$ KNC | __m128i _mm_maskz_abs_epi32 (__mmask8 k, __m128i a) | vpabsd |
| $\bigcirc$ SVML | __m256i _mm256_abs_epi32 (__m256i a) | vpabsd |
| $\square$ Other | __m256i _mm256_mask_abs_epi32 (__m256i src, __mmask8 k, __m256i a) | vpabsd |
|  | __m256i _mm256_maskz_abs_epi32 (__mmask8 k, __m256i a) | vpabsd |

## Vector ISA Extensions

- 100s of vector instructions on x86
- Intel intrinsic instructions
- MMX: ~120
- SSE: ~130
- SSE2/3/SSSE3/4.1/4.2: ~260
-AVX/AVX2: ~380


## Vector ISA Extensions

- 1000s of vector instructions on x86
- Intel intrinsic instructions
- MMX: ~120
- SSE: ~130
- SSE2/3/SSSE3/4.1/4.2: ~260
- AVX/AVX2: ~380
-AVX-512: ~3800

AVX is the C++ of ISAs. (...That Lovecraftian sense of baffled, fascinated revulsion which grows as you delve for its nether secrets.)

| ${ }_{3}^{\text {Ren }}$ |  |
| :---: | :---: |

10:16 PM - 19 Oct 2015

## Use Case: UTF-8 <=> UTF-16

|  | UTF-8 | UTF-16 |
| :--- | :--- | :--- |
| ASCII (1 byte) | 0aaaaaaa | 00000000 0aaaaaaaa |
| Basic Multilingual Plane <br> (2 or 3 bytes) | 110 bbbbb 10aaaaaa | 00000 bbb bbaaaaaa |
|  | 1110 cccc 10bbbbbb 10aaaaaa | ccccbbbb bbaaaaaa |
| Supplementary Planes <br> (4 bytes) | 11110 ddd 10ddcccc <br> $10 b b b b b b ~ 10 a a a a a a ~$ <br> uuuu = ddddd - 1 | 110110 uu uuccccbb <br> 110111 bb bbaaaaaa |

## Use Case: UTF-8 <=> UTF-16

# A Case Study in SIMD Text Processing with Parallel Bit Streams <br> UTF-8 to UTF-16 Transcoding 

Robert D. Cameron
School of Computing Science, Simon Fraser University
cameron@cs.sfu.ca

## Java and SIMD today

- Superword optimizations can be very brittle
- doesn't (and can't) cover all the use cases
- Intrinsics are point fixes, not general
- powerful, lightweight, and flexible
- high development costs
- JNI is hard to develop and maintain
- interoperability overhead between Java \& native code
- CPU dispatching is required


# Vector API 

Embrace explicit vectorization

## Project Panama



彩 lava

## Safe Harbor Statement

The following is intended information purposes commitment to delive in making purchasing functionality described ontract. It is not a Id not be relied upon <br>  <br>  <br> }

\section*{PROGRESS

## PROGRESS <br> WORK IN <br> 

## Motivation

Expose data-parallel operations through a cross-platform API

## Motivation

Int8Vector $x=\ldots, y=\ldots ; \quad / /$ vectors of 8 ints Int8Vector $\mathrm{z}=\mathrm{x} . \operatorname{add}(\mathrm{y})$; // element-wise addition


vpaddd \%ymm1,\%ymm0,\%ymm0

## Goals

- Maximally expressive and portable API
- "principle of least astonishment"
- uniform coverage operations and data types
- type-safe
- Performant
- High quality of generated code
- Competitive with existing facilities for auto-vectorization
- Graceful performance degradation
- fallback for "holes" in native architectures


## Current Status

- Draft API proposed by John Rose
- Immutable Vector type
- parameterized by element type \& size (Vector<E,S>)

```
Vector<Integer, S256Bit> x = ..., y = ...; // vectors of 8 ints
Vector<Integer, S256Bit> z = x.add(y); // element-wise addition
```

- Prototype Implementation in Panama
- int, float, long, and double elements supported
- Int128Vector, Int256Vector, ...
- based on Machine Code Snippets \& "super-longs" (Long2, Long4, Long8)


## Raw Vectors

- java.lang.Long2 / Long4 / Long8 / ...
- represent 128/256/512-bit values
- "well-known" to the JVM
- special treatment in the JVM
- C2 knows how to map the values to appropriate vector registers

```
// 128-bit vector.
public /* value */ final class Long2 {
    private final long l1, l2; // FIXME
    private Long2() { throw new Error(); }
    @HotSpotIntrinsicCandidate
    public static native Long2 make(long lo, long hi);
    @HotSpotIntrinsicCandidate
    public native long extract(int i);
    @HotSpotIntrinsicCandidate
    public boolean equals(Long2 v) { ... }
```


## JVM vs Hardware: Impedance Mismatch

| size <br> (bits) | 8 | 16 | 32 | 64 | 128 | 256 | 512 | $\ldots$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x86 <br> regs | AL | AX | EAX | RAX | XMMO | YMMO | ZMMO | - |
| JVM |  |  |  |  | j.I.Long2 | j.l.Long4 | j.l.Long8 | $\ldots$ |

## Vector Box Elimination

- Optimize away vector boxes in the code
- required for mapping Vector instances to vector registers in generated code
- Vector<Integer,S256Bits> => vector register (ymm) on x86/AVX
- crucial for decent performance
- Escape Analysis in C2
- doesn't cover all the cases (e.g., non-trivial control flow)
- brittle (depends on inlining decisions; easy for a user to leak an instance)


## Vector box elimination

- Value Types (Project Valhalla) for the rescue!
- represent super-longs \& typed vectors as value types
- let the JIT-compiler do the rest
- Minimal Value Types, as the first step
-http://cr.openjdk.java.net/~irose/values/shady-values.html


## Valhalla JVM vs Hardware

| size <br> (bits) | 8 | 16 | 32 | 64 | 128 | 256 | 512 | $\ldots$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x86 <br> regs | AL | AX | EAX | RAX | XMMO | YMMO | ZMMO | - |
| JVM |  |  |  |  |  |  |  | $\ldots$ |

## Summary

## Summary

- SIMD ISA extensions
- very irregular on x86
- hard to utilize in cross-platform manner
- JVM
- auto-vectorization
- brittle
- can't cover all the cases
- intrinsics
- pros: powerful, lightweight, and flexible
- cons: point fixes, high development costs


## Summary: Future

## -JDK 9

- enhancements in auto-vectorization
- partial AVX-512 support, code shape improvements on x86
- new methods and intrinsics
- Math.fma(), Arrays.vectorizedMismatch()


## - Vector API

- easy \& reliable way to write performant vectorized code
- work in progress!
- under active development in Project Panama


## Safe Harbor Statement

The preceding is intended to outline our general product direction. It is intended for information purposes only, and may not be incorporated into any contract. It is not a commitment to deliver any material, code, or functionality, and should not be relied upon in making purchasing decisions. The development, release, and timing of any features or functionality described for Oracle's products remains at the sole discretion of Oracle.

## Vector API: Materials

- Vector interface: http://cr.openjdk.java.net/~jrose/arrays/vector/Vector.java
- Prototype: http://hg.openjdk.java.net/panama/panama/jdk/file/tip/test/panama/vector-api-patchable
- Minimal Value Types: http://cr.openjdk.java.net/~jrose/values/shady-values.html
- Super-longs:
- http://hg.openjdk.java.net/panama/panama/jdk/file/0243d8ef6bd1/src/java.base/share/classes/java/lang/Long2.java
- http://hg.openjdk.java.net/panama/panama/jdk/file/0243d8ef6bd1/src/java.base/share/classes/java/lang/Long4.java
- http://hg.openjdk.java.net/panama/panama/jdk/file/0243d8ef6bd1/src/java.base/share/classes/java/lang/Long8.java
- Machine Code Snippets: http://cr.openjdk.java.net/~vlivanov/talks/2016_JVMLS_MachineCodeSnippets.pdf


## Thank you!

## vladimir.x.ivanov@oracle.com

@iwan0www

