< prev index next >

src/hotspot/cpu/x86/globalDefinitions_x86.hpp

Print this page
rev 56048 : Add OM_CACHE_LINE_SIZE so that ObjectMonitor cache line sizes can be experimented with independently of DEFAULT_CACHE_LINE_SIZE; for SPARC and X64 configs that use 128 for DEFAULT_CACHE_LINE_SIZE, we are experimenting with 64; move _previous_owner_tid and _allocation_state fields to share the cache line with ObjectMonitor::_header; put ObjectMonitor::_ref_count on its own cache line after _owner; add 'int* count_p' parameter to deflate_monitor_list() and deflate_monitor_list_using_JT() and push counter updates down to where the ObjectMonitors are actually removed from the in-use lists; monitors_iterate() async deflation check should use negative ref_count; add 'JavaThread* target' param to deflate_per_thread_idle_monitors_using_JT() add deflate_common_idle_monitors_using_JT() to make it clear which JavaThread* is the target of the work and which is the calling JavaThread* (self); g_free_list, g_om_in_use_list and g_om_in_use_count are now static to synchronizer.cpp (reduce scope); add more diagnostic info to some assert()'s; minor code cleanups and code motion; save_om_ptr() should detect a race with a deflating thread that is bailing out and cause a retry when the ref_count field is not positive; merge with jdk-14+11; add special GC support for TestHumongousClassLoader.java; merge with 8230184.patch.


  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_GLOBALDEFINITIONS_X86_HPP
  26 #define CPU_X86_GLOBALDEFINITIONS_X86_HPP
  27 
  28 const int StackAlignmentInBytes  = 16;
  29 
  30 // Indicates whether the C calling conventions require that
  31 // 32-bit integer argument values are extended to 64 bits.
  32 const bool CCallingConventionRequiresIntsAsLongs = false;
  33 
  34 #define SUPPORTS_NATIVE_CX8
  35 
  36 // The expected size in bytes of a cache line, used to pad data structures.
  37 #if defined(TIERED)
  38   #ifdef _LP64
  39     // tiered, 64-bit, large machine
  40     #define DEFAULT_CACHE_LINE_SIZE 128

  41   #else
  42     // tiered, 32-bit, medium machine
  43     #define DEFAULT_CACHE_LINE_SIZE 64
  44   #endif
  45 #elif defined(COMPILER1)
  46   // pure C1, 32-bit, small machine
  47   // i486 was the last Intel chip with 16-byte cache line size
  48   #define DEFAULT_CACHE_LINE_SIZE 32
  49 #elif defined(COMPILER2)
  50   #ifdef _LP64
  51     // pure C2, 64-bit, large machine
  52     #define DEFAULT_CACHE_LINE_SIZE 128

  53   #else
  54     // pure C2, 32-bit, medium machine
  55     #define DEFAULT_CACHE_LINE_SIZE 64
  56   #endif
  57 #endif
  58 
  59 #if defined(COMPILER2)
  60 // Include Restricted Transactional Memory lock eliding optimization
  61 #define INCLUDE_RTM_OPT 1
  62 #endif
  63 
  64 #if defined(LINUX) || defined(SOLARIS) || defined(__APPLE__)
  65 #define SUPPORT_RESERVED_STACK_AREA
  66 #endif
  67 
  68 #define THREAD_LOCAL_POLL
  69 
  70 #endif // CPU_X86_GLOBALDEFINITIONS_X86_HPP


  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_GLOBALDEFINITIONS_X86_HPP
  26 #define CPU_X86_GLOBALDEFINITIONS_X86_HPP
  27 
  28 const int StackAlignmentInBytes  = 16;
  29 
  30 // Indicates whether the C calling conventions require that
  31 // 32-bit integer argument values are extended to 64 bits.
  32 const bool CCallingConventionRequiresIntsAsLongs = false;
  33 
  34 #define SUPPORTS_NATIVE_CX8
  35 
  36 // The expected size in bytes of a cache line, used to pad data structures.
  37 #if defined(TIERED)
  38   #ifdef _LP64
  39     // tiered, 64-bit, large machine
  40     #define DEFAULT_CACHE_LINE_SIZE 128
  41     #define OM_CACHE_LINE_SIZE 64
  42   #else
  43     // tiered, 32-bit, medium machine
  44     #define DEFAULT_CACHE_LINE_SIZE 64
  45   #endif
  46 #elif defined(COMPILER1)
  47   // pure C1, 32-bit, small machine
  48   // i486 was the last Intel chip with 16-byte cache line size
  49   #define DEFAULT_CACHE_LINE_SIZE 32
  50 #elif defined(COMPILER2)
  51   #ifdef _LP64
  52     // pure C2, 64-bit, large machine
  53     #define DEFAULT_CACHE_LINE_SIZE 128
  54     #define OM_CACHE_LINE_SIZE 64
  55   #else
  56     // pure C2, 32-bit, medium machine
  57     #define DEFAULT_CACHE_LINE_SIZE 64
  58   #endif
  59 #endif
  60 
  61 #if defined(COMPILER2)
  62 // Include Restricted Transactional Memory lock eliding optimization
  63 #define INCLUDE_RTM_OPT 1
  64 #endif
  65 
  66 #if defined(LINUX) || defined(SOLARIS) || defined(__APPLE__)
  67 #define SUPPORT_RESERVED_STACK_AREA
  68 #endif
  69 
  70 #define THREAD_LOCAL_POLL
  71 
  72 #endif // CPU_X86_GLOBALDEFINITIONS_X86_HPP
< prev index next >