29 #include "runtime/vm_version.hpp"
30
31 class VM_Version: public Abstract_VM_Version {
32 protected:
33 enum Feature_Flag {
34 v8_instructions = 0,
35 hardware_mul32 = 1,
36 hardware_div32 = 2,
37 hardware_fsmuld = 3,
38 hardware_popc = 4,
39 v9_instructions = 5,
40 vis1_instructions = 6,
41 vis2_instructions = 7,
42 sun4v_instructions = 8,
43 blk_init_instructions = 9,
44 fmaf_instructions = 10,
45 fmau_instructions = 11,
46 vis3_instructions = 12,
47 sparc64_family = 13,
48 T_family = 14,
49 T1_model = 15
50 };
51
52 enum Feature_Flag_Set {
53 unknown_m = 0,
54 all_features_m = -1,
55
56 v8_instructions_m = 1 << v8_instructions,
57 hardware_mul32_m = 1 << hardware_mul32,
58 hardware_div32_m = 1 << hardware_div32,
59 hardware_fsmuld_m = 1 << hardware_fsmuld,
60 hardware_popc_m = 1 << hardware_popc,
61 v9_instructions_m = 1 << v9_instructions,
62 vis1_instructions_m = 1 << vis1_instructions,
63 vis2_instructions_m = 1 << vis2_instructions,
64 sun4v_m = 1 << sun4v_instructions,
65 blk_init_instructions_m = 1 << blk_init_instructions,
66 fmaf_instructions_m = 1 << fmaf_instructions,
67 fmau_instructions_m = 1 << fmau_instructions,
68 vis3_instructions_m = 1 << vis3_instructions,
69 sparc64_family_m = 1 << sparc64_family,
70 T_family_m = 1 << T_family,
71 T1_model_m = 1 << T1_model,
72
73 generic_v8_m = v8_instructions_m | hardware_mul32_m | hardware_div32_m | hardware_fsmuld_m,
74 generic_v9_m = generic_v8_m | v9_instructions_m,
75 ultra3_m = generic_v9_m | vis1_instructions_m | vis2_instructions_m,
76
77 // Temporary until we have something more accurate
78 niagara1_unique_m = sun4v_m,
79 niagara1_m = generic_v9_m | niagara1_unique_m
80 };
81
82 static int _features;
83 static const char* _features_str;
84
85 static void print_features();
86 static int determine_features();
87 static int platform_features(int features);
88
89 // Returns true if the platform is in the niagara line (T series)
90 static bool is_T_family(int features) { return (features & T_family_m) != 0; }
91 static bool is_niagara() { return is_T_family(_features); }
94 // Returns true if it is niagara1 (T1).
95 static bool is_T1_model(int features) { return is_T_family(features) && ((features & T1_model_m) != 0); }
96
97 static int maximum_niagara1_processor_count() { return 32; }
98
99 public:
100 // Initialization
101 static void initialize();
102
103 // Instruction support
104 static bool has_v8() { return (_features & v8_instructions_m) != 0; }
105 static bool has_v9() { return (_features & v9_instructions_m) != 0; }
106 static bool has_hardware_mul32() { return (_features & hardware_mul32_m) != 0; }
107 static bool has_hardware_div32() { return (_features & hardware_div32_m) != 0; }
108 static bool has_hardware_fsmuld() { return (_features & hardware_fsmuld_m) != 0; }
109 static bool has_hardware_popc() { return (_features & hardware_popc_m) != 0; }
110 static bool has_vis1() { return (_features & vis1_instructions_m) != 0; }
111 static bool has_vis2() { return (_features & vis2_instructions_m) != 0; }
112 static bool has_vis3() { return (_features & vis3_instructions_m) != 0; }
113 static bool has_blk_init() { return (_features & blk_init_instructions_m) != 0; }
114
115 static bool supports_compare_and_exchange()
116 { return has_v9(); }
117
118 static bool is_ultra3() { return (_features & ultra3_m) == ultra3_m; }
119 static bool is_sun4v() { return (_features & sun4v_m) != 0; }
120 // Returns true if the platform is in the niagara line (T series)
121 // and newer than the niagara1.
122 static bool is_niagara_plus() { return is_T_family(_features) && !is_T1_model(_features); }
123 // Fujitsu SPARC64
124 static bool is_sparc64() { return (_features & sparc64_family_m) != 0; }
125
126 static bool has_fast_fxtof() { return is_niagara() || is_sparc64() || has_v9() && !is_ultra3(); }
127 static bool has_fast_idiv() { return is_niagara_plus() || is_sparc64(); }
128
129 static const char* cpu_features() { return _features_str; }
130
131 static intx L1_data_cache_line_size() {
132 return 64; // default prefetch block size on sparc
133 }
134
135 // Prefetch
136 static intx prefetch_copy_interval_in_bytes() {
137 intx interval = PrefetchCopyIntervalInBytes;
138 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
139 }
140 static intx prefetch_scan_interval_in_bytes() {
141 intx interval = PrefetchScanIntervalInBytes;
142 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
143 }
144 static intx prefetch_fields_ahead() {
145 intx count = PrefetchFieldsAhead;
146 return count >= 0 ? count : (is_ultra3() ? 1 : 0);
147 }
|
29 #include "runtime/vm_version.hpp"
30
31 class VM_Version: public Abstract_VM_Version {
32 protected:
33 enum Feature_Flag {
34 v8_instructions = 0,
35 hardware_mul32 = 1,
36 hardware_div32 = 2,
37 hardware_fsmuld = 3,
38 hardware_popc = 4,
39 v9_instructions = 5,
40 vis1_instructions = 6,
41 vis2_instructions = 7,
42 sun4v_instructions = 8,
43 blk_init_instructions = 9,
44 fmaf_instructions = 10,
45 fmau_instructions = 11,
46 vis3_instructions = 12,
47 sparc64_family = 13,
48 T_family = 14,
49 T1_model = 15,
50 cbcond_instructions = 16
51 };
52
53 enum Feature_Flag_Set {
54 unknown_m = 0,
55 all_features_m = -1,
56
57 v8_instructions_m = 1 << v8_instructions,
58 hardware_mul32_m = 1 << hardware_mul32,
59 hardware_div32_m = 1 << hardware_div32,
60 hardware_fsmuld_m = 1 << hardware_fsmuld,
61 hardware_popc_m = 1 << hardware_popc,
62 v9_instructions_m = 1 << v9_instructions,
63 vis1_instructions_m = 1 << vis1_instructions,
64 vis2_instructions_m = 1 << vis2_instructions,
65 sun4v_m = 1 << sun4v_instructions,
66 blk_init_instructions_m = 1 << blk_init_instructions,
67 fmaf_instructions_m = 1 << fmaf_instructions,
68 fmau_instructions_m = 1 << fmau_instructions,
69 vis3_instructions_m = 1 << vis3_instructions,
70 sparc64_family_m = 1 << sparc64_family,
71 T_family_m = 1 << T_family,
72 T1_model_m = 1 << T1_model,
73 cbcond_instructions_m = 1 << cbcond_instructions,
74
75 generic_v8_m = v8_instructions_m | hardware_mul32_m | hardware_div32_m | hardware_fsmuld_m,
76 generic_v9_m = generic_v8_m | v9_instructions_m,
77 ultra3_m = generic_v9_m | vis1_instructions_m | vis2_instructions_m,
78
79 // Temporary until we have something more accurate
80 niagara1_unique_m = sun4v_m,
81 niagara1_m = generic_v9_m | niagara1_unique_m
82 };
83
84 static int _features;
85 static const char* _features_str;
86
87 static void print_features();
88 static int determine_features();
89 static int platform_features(int features);
90
91 // Returns true if the platform is in the niagara line (T series)
92 static bool is_T_family(int features) { return (features & T_family_m) != 0; }
93 static bool is_niagara() { return is_T_family(_features); }
96 // Returns true if it is niagara1 (T1).
97 static bool is_T1_model(int features) { return is_T_family(features) && ((features & T1_model_m) != 0); }
98
99 static int maximum_niagara1_processor_count() { return 32; }
100
101 public:
102 // Initialization
103 static void initialize();
104
105 // Instruction support
106 static bool has_v8() { return (_features & v8_instructions_m) != 0; }
107 static bool has_v9() { return (_features & v9_instructions_m) != 0; }
108 static bool has_hardware_mul32() { return (_features & hardware_mul32_m) != 0; }
109 static bool has_hardware_div32() { return (_features & hardware_div32_m) != 0; }
110 static bool has_hardware_fsmuld() { return (_features & hardware_fsmuld_m) != 0; }
111 static bool has_hardware_popc() { return (_features & hardware_popc_m) != 0; }
112 static bool has_vis1() { return (_features & vis1_instructions_m) != 0; }
113 static bool has_vis2() { return (_features & vis2_instructions_m) != 0; }
114 static bool has_vis3() { return (_features & vis3_instructions_m) != 0; }
115 static bool has_blk_init() { return (_features & blk_init_instructions_m) != 0; }
116 static bool has_cbcond() { return (_features & cbcond_instructions_m) != 0; }
117
118 static bool supports_compare_and_exchange()
119 { return has_v9(); }
120
121 // Returns true if the platform is in the niagara line (T series)
122 // and newer than the niagara1.
123 static bool is_niagara_plus() { return is_T_family(_features) && !is_T1_model(_features); }
124
125 // Fujitsu SPARC64
126 static bool is_sparc64() { return (_features & sparc64_family_m) != 0; }
127
128 static bool is_sun4v() { return (_features & sun4v_m) != 0; }
129 static bool is_ultra3() { return (_features & ultra3_m) == ultra3_m && !is_sun4v() && !is_sparc64(); }
130
131 static bool has_fast_fxtof() { return is_niagara() || is_sparc64() || has_v9() && !is_ultra3(); }
132 static bool has_fast_idiv() { return is_niagara_plus() || is_sparc64(); }
133 // T4 and newer Sparc have fast RDPC instruction.
134 static bool has_fast_rdpc() { return is_niagara_plus() && has_cbcond(); }
135
136 static const char* cpu_features() { return _features_str; }
137
138 static intx L1_data_cache_line_size() {
139 return 64; // default prefetch block size on sparc
140 }
141
142 // Prefetch
143 static intx prefetch_copy_interval_in_bytes() {
144 intx interval = PrefetchCopyIntervalInBytes;
145 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
146 }
147 static intx prefetch_scan_interval_in_bytes() {
148 intx interval = PrefetchScanIntervalInBytes;
149 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
150 }
151 static intx prefetch_fields_ahead() {
152 intx count = PrefetchFieldsAhead;
153 return count >= 0 ? count : (is_ultra3() ? 1 : 0);
154 }
|