1 /*
2 * Copyright (c) 2000, 2013, Oracle and/or its affiliates. All rights reserved.
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
4 *
5 * This code is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 only, as
7 * published by the Free Software Foundation.
8 *
9 * This code is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
12 * version 2 for more details (a copy is included in the LICENSE file that
13 * accompanied this code).
14 *
15 * You should have received a copy of the GNU General Public License version
16 * 2 along with this work; if not, write to the Free Software Foundation,
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20 * or visit www.oracle.com if you need additional information or have any
21 * questions.
22 *
23 */
24
25 #include "precompiled.hpp"
26 #include "c1/c1_Compilation.hpp"
27 #include "c1/c1_LIRAssembler.hpp"
28 #include "c1/c1_MacroAssembler.hpp"
29 #include "c1/c1_Runtime1.hpp"
30 #include "c1/c1_ValueStack.hpp"
31 #include "ci/ciArrayKlass.hpp"
32 #include "ci/ciInstance.hpp"
33 #include "gc_interface/collectedHeap.hpp"
34 #include "memory/barrierSet.hpp"
35 #include "memory/cardTableModRefBS.hpp"
36 #include "nativeInst_sparc.hpp"
37 #include "oops/objArrayKlass.hpp"
38 #include "runtime/sharedRuntime.hpp"
39
40 #define __ _masm->
41
42
43 //------------------------------------------------------------
44
45
46 bool LIR_Assembler::is_small_constant(LIR_Opr opr) {
47 if (opr->is_constant()) {
48 LIR_Const* constant = opr->as_constant_ptr();
49 switch (constant->type()) {
50 case T_INT: {
51 jint value = constant->as_jint();
52 return Assembler::is_simm13(value);
53 }
54
55 default:
56 return false;
57 }
58 }
59 return false;
60 }
61
62
63 bool LIR_Assembler::is_single_instruction(LIR_Op* op) {
64 switch (op->code()) {
65 case lir_null_check:
66 return true;
67
68
69 case lir_add:
70 case lir_ushr:
71 case lir_shr:
72 case lir_shl:
73 // integer shifts and adds are always one instruction
74 return op->result_opr()->is_single_cpu();
75
76
77 case lir_move: {
78 LIR_Op1* op1 = op->as_Op1();
79 LIR_Opr src = op1->in_opr();
80 LIR_Opr dst = op1->result_opr();
81
82 if (src == dst) {
83 NEEDS_CLEANUP;
84 // this works around a problem where moves with the same src and dst
85 // end up in the delay slot and then the assembler swallows the mov
86 // since it has no effect and then it complains because the delay slot
87 // is empty. returning false stops the optimizer from putting this in
88 // the delay slot
89 return false;
90 }
91
92 // don't put moves involving oops into the delay slot since the VerifyOops code
93 // will make it much larger than a single instruction.
94 if (VerifyOops) {
95 return false;
96 }
97
98 if (src->is_double_cpu() || dst->is_double_cpu() || op1->patch_code() != lir_patch_none ||
99 ((src->is_double_fpu() || dst->is_double_fpu()) && op1->move_kind() != lir_move_normal)) {
100 return false;
101 }
102
103 if (UseCompressedOops) {
104 if (dst->is_address() && !dst->is_stack() && (dst->type() == T_OBJECT || dst->type() == T_ARRAY)) return false;
105 if (src->is_address() && !src->is_stack() && (src->type() == T_OBJECT || src->type() == T_ARRAY)) return false;
106 }
107
108 if (UseCompressedClassPointers) {
109 if (src->is_address() && !src->is_stack() && src->type() == T_ADDRESS &&
110 src->as_address_ptr()->disp() == oopDesc::klass_offset_in_bytes()) return false;
111 }
112
113 if (dst->is_register()) {
114 if (src->is_address() && Assembler::is_simm13(src->as_address_ptr()->disp())) {
115 return !PatchALot;
116 } else if (src->is_single_stack()) {
117 return true;
118 }
119 }
120
121 if (src->is_register()) {
122 if (dst->is_address() && Assembler::is_simm13(dst->as_address_ptr()->disp())) {
123 return !PatchALot;
124 } else if (dst->is_single_stack()) {
125 return true;
126 }
127 }
128
129 if (dst->is_register() &&
130 ((src->is_register() && src->is_single_word() && src->is_same_type(dst)) ||
131 (src->is_constant() && LIR_Assembler::is_small_constant(op->as_Op1()->in_opr())))) {
132 return true;
133 }
134
135 return false;
136 }
137
138 default:
139 return false;
140 }
141 ShouldNotReachHere();
142 }
143
144
145 LIR_Opr LIR_Assembler::receiverOpr() {
146 return FrameMap::O0_oop_opr;
147 }
148
149
150 LIR_Opr LIR_Assembler::osrBufferPointer() {
151 return FrameMap::I0_opr;
152 }
153
154
155 int LIR_Assembler::initial_frame_size_in_bytes() const {
156 return in_bytes(frame_map()->framesize_in_bytes());
157 }
158
159
160 // inline cache check: the inline cached class is in G5_inline_cache_reg(G5);
161 // we fetch the class of the receiver (O0) and compare it with the cached class.
162 // If they do not match we jump to slow case.
163 int LIR_Assembler::check_icache() {
164 int offset = __ offset();
165 __ inline_cache_check(O0, G5_inline_cache_reg);
166 return offset;
167 }
168
169
170 void LIR_Assembler::osr_entry() {
171 // On-stack-replacement entry sequence (interpreter frame layout described in interpreter_sparc.cpp):
172 //
173 // 1. Create a new compiled activation.
174 // 2. Initialize local variables in the compiled activation. The expression stack must be empty
175 // at the osr_bci; it is not initialized.
176 // 3. Jump to the continuation address in compiled code to resume execution.
177
178 // OSR entry point
179 offsets()->set_value(CodeOffsets::OSR_Entry, code_offset());
180 BlockBegin* osr_entry = compilation()->hir()->osr_entry();
181 ValueStack* entry_state = osr_entry->end()->state();
182 int number_of_locks = entry_state->locks_size();
183
184 // Create a frame for the compiled activation.
185 __ build_frame(initial_frame_size_in_bytes(), bang_size_in_bytes());
186
187 // OSR buffer is
188 //
189 // locals[nlocals-1..0]
190 // monitors[number_of_locks-1..0]
191 //
192 // locals is a direct copy of the interpreter frame so in the osr buffer
193 // so first slot in the local array is the last local from the interpreter
194 // and last slot is local[0] (receiver) from the interpreter
195 //
196 // Similarly with locks. The first lock slot in the osr buffer is the nth lock
197 // from the interpreter frame, the nth lock slot in the osr buffer is 0th lock
198 // in the interpreter frame (the method lock if a sync method)
199
200 // Initialize monitors in the compiled activation.
201 // I0: pointer to osr buffer
202 //
203 // All other registers are dead at this point and the locals will be
204 // copied into place by code emitted in the IR.
205
206 Register OSR_buf = osrBufferPointer()->as_register();
207 { assert(frame::interpreter_frame_monitor_size() == BasicObjectLock::size(), "adjust code below");
208 int monitor_offset = BytesPerWord * method()->max_locals() +
209 (2 * BytesPerWord) * (number_of_locks - 1);
210 // SharedRuntime::OSR_migration_begin() packs BasicObjectLocks in
211 // the OSR buffer using 2 word entries: first the lock and then
212 // the oop.
213 for (int i = 0; i < number_of_locks; i++) {
214 int slot_offset = monitor_offset - ((i * 2) * BytesPerWord);
215 #ifdef ASSERT
216 // verify the interpreter's monitor has a non-null object
217 {
218 Label L;
219 __ ld_ptr(OSR_buf, slot_offset + 1*BytesPerWord, O7);
220 __ cmp_and_br_short(O7, G0, Assembler::notEqual, Assembler::pt, L);
221 __ stop("locked object is NULL");
222 __ bind(L);
223 }
224 #endif // ASSERT
225 // Copy the lock field into the compiled activation.
226 __ ld_ptr(OSR_buf, slot_offset + 0, O7);
227 __ st_ptr(O7, frame_map()->address_for_monitor_lock(i));
228 __ ld_ptr(OSR_buf, slot_offset + 1*BytesPerWord, O7);
229 __ st_ptr(O7, frame_map()->address_for_monitor_object(i));
230 }
231 }
232 }
233
234
235 // Optimized Library calls
236 // This is the fast version of java.lang.String.compare; it has not
237 // OSR-entry and therefore, we generate a slow version for OSR's
238 void LIR_Assembler::emit_string_compare(LIR_Opr left, LIR_Opr right, LIR_Opr dst, CodeEmitInfo* info) {
239 Register str0 = left->as_register();
240 Register str1 = right->as_register();
241
242 Label Ldone;
243
244 Register result = dst->as_register();
245 {
246 // Get a pointer to the first character of string0 in tmp0
247 // and get string0.length() in str0
248 // Get a pointer to the first character of string1 in tmp1
249 // and get string1.length() in str1
250 // Also, get string0.length()-string1.length() in
251 // o7 and get the condition code set
252 // Note: some instructions have been hoisted for better instruction scheduling
253
254 Register tmp0 = L0;
255 Register tmp1 = L1;
256 Register tmp2 = L2;
257
258 int value_offset = java_lang_String:: value_offset_in_bytes(); // char array
259 if (java_lang_String::has_offset_field()) {
260 int offset_offset = java_lang_String::offset_offset_in_bytes(); // first character position
261 int count_offset = java_lang_String:: count_offset_in_bytes();
262 __ load_heap_oop(str0, value_offset, tmp0);
263 __ ld(str0, offset_offset, tmp2);
264 __ add(tmp0, arrayOopDesc::base_offset_in_bytes(T_CHAR), tmp0);
265 __ ld(str0, count_offset, str0);
266 __ sll(tmp2, exact_log2(sizeof(jchar)), tmp2);
267 } else {
268 __ load_heap_oop(str0, value_offset, tmp1);
269 __ add(tmp1, arrayOopDesc::base_offset_in_bytes(T_CHAR), tmp0);
270 __ ld(tmp1, arrayOopDesc::length_offset_in_bytes(), str0);
271 }
272
273 // str1 may be null
274 add_debug_info_for_null_check_here(info);
275
276 if (java_lang_String::has_offset_field()) {
277 int offset_offset = java_lang_String::offset_offset_in_bytes(); // first character position
278 int count_offset = java_lang_String:: count_offset_in_bytes();
279 __ load_heap_oop(str1, value_offset, tmp1);
280 __ add(tmp0, tmp2, tmp0);
281
282 __ ld(str1, offset_offset, tmp2);
283 __ add(tmp1, arrayOopDesc::base_offset_in_bytes(T_CHAR), tmp1);
284 __ ld(str1, count_offset, str1);
285 __ sll(tmp2, exact_log2(sizeof(jchar)), tmp2);
286 __ add(tmp1, tmp2, tmp1);
287 } else {
288 __ load_heap_oop(str1, value_offset, tmp2);
289 __ add(tmp2, arrayOopDesc::base_offset_in_bytes(T_CHAR), tmp1);
290 __ ld(tmp2, arrayOopDesc::length_offset_in_bytes(), str1);
291 }
292 __ subcc(str0, str1, O7);
293 }
294
295 {
296 // Compute the minimum of the string lengths, scale it and store it in limit
297 Register count0 = I0;
298 Register count1 = I1;
299 Register limit = L3;
300
301 Label Lskip;
302 __ sll(count0, exact_log2(sizeof(jchar)), limit); // string0 is shorter
303 __ br(Assembler::greater, true, Assembler::pt, Lskip);
304 __ delayed()->sll(count1, exact_log2(sizeof(jchar)), limit); // string1 is shorter
305 __ bind(Lskip);
306
307 // If either string is empty (or both of them) the result is the difference in lengths
308 __ cmp(limit, 0);
309 __ br(Assembler::equal, true, Assembler::pn, Ldone);
310 __ delayed()->mov(O7, result); // result is difference in lengths
311 }
312
313 {
314 // Neither string is empty
315 Label Lloop;
316
317 Register base0 = L0;
318 Register base1 = L1;
319 Register chr0 = I0;
320 Register chr1 = I1;
321 Register limit = L3;
322
323 // Shift base0 and base1 to the end of the arrays, negate limit
324 __ add(base0, limit, base0);
325 __ add(base1, limit, base1);
326 __ neg(limit); // limit = -min{string0.length(), string1.length()}
327
328 __ lduh(base0, limit, chr0);
329 __ bind(Lloop);
330 __ lduh(base1, limit, chr1);
331 __ subcc(chr0, chr1, chr0);
332 __ br(Assembler::notZero, false, Assembler::pn, Ldone);
333 assert(chr0 == result, "result must be pre-placed");
334 __ delayed()->inccc(limit, sizeof(jchar));
335 __ br(Assembler::notZero, true, Assembler::pt, Lloop);
336 __ delayed()->lduh(base0, limit, chr0);
337 }
338
339 // If strings are equal up to min length, return the length difference.
340 __ mov(O7, result);
341
342 // Otherwise, return the difference between the first mismatched chars.
343 __ bind(Ldone);
344 }
345
346
347 // --------------------------------------------------------------------------------------------
348
349 void LIR_Assembler::monitorexit(LIR_Opr obj_opr, LIR_Opr lock_opr, Register hdr, int monitor_no) {
350 if (!GenerateSynchronizationCode) return;
351
352 Register obj_reg = obj_opr->as_register();
353 Register lock_reg = lock_opr->as_register();
354
355 Address mon_addr = frame_map()->address_for_monitor_lock(monitor_no);
356 Register reg = mon_addr.base();
357 int offset = mon_addr.disp();
358 // compute pointer to BasicLock
359 if (mon_addr.is_simm13()) {
360 __ add(reg, offset, lock_reg);
361 }
362 else {
363 __ set(offset, lock_reg);
364 __ add(reg, lock_reg, lock_reg);
365 }
366 // unlock object
367 MonitorAccessStub* slow_case = new MonitorExitStub(lock_opr, UseFastLocking, monitor_no);
368 // _slow_case_stubs->append(slow_case);
369 // temporary fix: must be created after exceptionhandler, therefore as call stub
370 _slow_case_stubs->append(slow_case);
371 if (UseFastLocking) {
372 // try inlined fast unlocking first, revert to slow locking if it fails
373 // note: lock_reg points to the displaced header since the displaced header offset is 0!
374 assert(BasicLock::displaced_header_offset_in_bytes() == 0, "lock_reg must point to the displaced header");
375 __ unlock_object(hdr, obj_reg, lock_reg, *slow_case->entry());
376 } else {
377 // always do slow unlocking
378 // note: the slow unlocking code could be inlined here, however if we use
379 // slow unlocking, speed doesn't matter anyway and this solution is
380 // simpler and requires less duplicated code - additionally, the
381 // slow unlocking code is the same in either case which simplifies
382 // debugging
383 __ br(Assembler::always, false, Assembler::pt, *slow_case->entry());
384 __ delayed()->nop();
385 }
386 // done
387 __ bind(*slow_case->continuation());
388 }
389
390
391 int LIR_Assembler::emit_exception_handler() {
392 // if the last instruction is a call (typically to do a throw which
393 // is coming at the end after block reordering) the return address
394 // must still point into the code area in order to avoid assertion
395 // failures when searching for the corresponding bci => add a nop
396 // (was bug 5/14/1999 - gri)
397 __ nop();
398
399 // generate code for exception handler
400 ciMethod* method = compilation()->method();
401
402 address handler_base = __ start_a_stub(exception_handler_size);
403
404 if (handler_base == NULL) {
405 // not enough space left for the handler
406 bailout("exception handler overflow");
407 return -1;
408 }
409
410 int offset = code_offset();
411
412 __ call(Runtime1::entry_for(Runtime1::handle_exception_from_callee_id), relocInfo::runtime_call_type);
413 __ delayed()->nop();
414 __ should_not_reach_here();
415 guarantee(code_offset() - offset <= exception_handler_size, "overflow");
416 __ end_a_stub();
417
418 return offset;
419 }
420
421
422 // Emit the code to remove the frame from the stack in the exception
423 // unwind path.
424 int LIR_Assembler::emit_unwind_handler() {
425 #ifndef PRODUCT
426 if (CommentedAssembly) {
427 _masm->block_comment("Unwind handler");
428 }
429 #endif
430
431 int offset = code_offset();
432
433 // Fetch the exception from TLS and clear out exception related thread state
434 __ ld_ptr(G2_thread, in_bytes(JavaThread::exception_oop_offset()), O0);
435 __ st_ptr(G0, G2_thread, in_bytes(JavaThread::exception_oop_offset()));
436 __ st_ptr(G0, G2_thread, in_bytes(JavaThread::exception_pc_offset()));
437
438 __ bind(_unwind_handler_entry);
439 __ verify_not_null_oop(O0);
440 if (method()->is_synchronized() || compilation()->env()->dtrace_method_probes()) {
441 __ mov(O0, I0); // Preserve the exception
442 }
443
444 // Preform needed unlocking
445 MonitorExitStub* stub = NULL;
446 if (method()->is_synchronized()) {
447 monitor_address(0, FrameMap::I1_opr);
448 stub = new MonitorExitStub(FrameMap::I1_opr, true, 0);
449 __ unlock_object(I3, I2, I1, *stub->entry());
450 __ bind(*stub->continuation());
451 }
452
453 if (compilation()->env()->dtrace_method_probes()) {
454 __ mov(G2_thread, O0);
455 __ save_thread(I1); // need to preserve thread in G2 across
456 // runtime call
457 metadata2reg(method()->constant_encoding(), O1);
458 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit), relocInfo::runtime_call_type);
459 __ delayed()->nop();
460 __ restore_thread(I1);
461 }
462
463 if (method()->is_synchronized() || compilation()->env()->dtrace_method_probes()) {
464 __ mov(I0, O0); // Restore the exception
465 }
466
467 // dispatch to the unwind logic
468 __ call(Runtime1::entry_for(Runtime1::unwind_exception_id), relocInfo::runtime_call_type);
469 __ delayed()->nop();
470
471 // Emit the slow path assembly
472 if (stub != NULL) {
473 stub->emit_code(this);
474 }
475
476 return offset;
477 }
478
479
480 int LIR_Assembler::emit_deopt_handler() {
481 // if the last instruction is a call (typically to do a throw which
482 // is coming at the end after block reordering) the return address
483 // must still point into the code area in order to avoid assertion
484 // failures when searching for the corresponding bci => add a nop
485 // (was bug 5/14/1999 - gri)
486 __ nop();
487
488 // generate code for deopt handler
489 ciMethod* method = compilation()->method();
490 address handler_base = __ start_a_stub(deopt_handler_size);
491 if (handler_base == NULL) {
492 // not enough space left for the handler
493 bailout("deopt handler overflow");
494 return -1;
495 }
496
497 int offset = code_offset();
498 AddressLiteral deopt_blob(SharedRuntime::deopt_blob()->unpack());
499 __ JUMP(deopt_blob, G3_scratch, 0); // sethi;jmp
500 __ delayed()->nop();
501 guarantee(code_offset() - offset <= deopt_handler_size, "overflow");
502 __ end_a_stub();
503
504 return offset;
505 }
506
507
508 void LIR_Assembler::jobject2reg(jobject o, Register reg) {
509 if (o == NULL) {
510 __ set(NULL_WORD, reg);
511 } else {
512 int oop_index = __ oop_recorder()->find_index(o);
513 assert(Universe::heap()->is_in_reserved(JNIHandles::resolve(o)), "should be real oop");
514 RelocationHolder rspec = oop_Relocation::spec(oop_index);
515 __ set(NULL_WORD, reg, rspec); // Will be set when the nmethod is created
516 }
517 }
518
519
520 void LIR_Assembler::jobject2reg_with_patching(Register reg, CodeEmitInfo *info) {
521 // Allocate a new index in table to hold the object once it's been patched
522 int oop_index = __ oop_recorder()->allocate_oop_index(NULL);
523 PatchingStub* patch = new PatchingStub(_masm, patching_id(info), oop_index);
524
525 AddressLiteral addrlit(NULL, oop_Relocation::spec(oop_index));
526 assert(addrlit.rspec().type() == relocInfo::oop_type, "must be an oop reloc");
527 // It may not seem necessary to use a sethi/add pair to load a NULL into dest, but the
528 // NULL will be dynamically patched later and the patched value may be large. We must
529 // therefore generate the sethi/add as a placeholders
530 __ patchable_set(addrlit, reg);
531
532 patching_epilog(patch, lir_patch_normal, reg, info);
533 }
534
535
536 void LIR_Assembler::metadata2reg(Metadata* o, Register reg) {
537 __ set_metadata_constant(o, reg);
538 }
539
540 void LIR_Assembler::klass2reg_with_patching(Register reg, CodeEmitInfo *info) {
541 // Allocate a new index in table to hold the klass once it's been patched
542 int index = __ oop_recorder()->allocate_metadata_index(NULL);
543 PatchingStub* patch = new PatchingStub(_masm, PatchingStub::load_klass_id, index);
544 AddressLiteral addrlit(NULL, metadata_Relocation::spec(index));
545 assert(addrlit.rspec().type() == relocInfo::metadata_type, "must be an metadata reloc");
546 // It may not seem necessary to use a sethi/add pair to load a NULL into dest, but the
547 // NULL will be dynamically patched later and the patched value may be large. We must
548 // therefore generate the sethi/add as a placeholders
549 __ patchable_set(addrlit, reg);
550
551 patching_epilog(patch, lir_patch_normal, reg, info);
552 }
553
554 void LIR_Assembler::emit_op3(LIR_Op3* op) {
555 Register Rdividend = op->in_opr1()->as_register();
556 Register Rdivisor = noreg;
557 Register Rscratch = op->in_opr3()->as_register();
558 Register Rresult = op->result_opr()->as_register();
559 int divisor = -1;
560
561 if (op->in_opr2()->is_register()) {
562 Rdivisor = op->in_opr2()->as_register();
563 } else {
564 divisor = op->in_opr2()->as_constant_ptr()->as_jint();
565 assert(Assembler::is_simm13(divisor), "can only handle simm13");
566 }
567
568 assert(Rdividend != Rscratch, "");
569 assert(Rdivisor != Rscratch, "");
570 assert(op->code() == lir_idiv || op->code() == lir_irem, "Must be irem or idiv");
571
572 if (Rdivisor == noreg && is_power_of_2(divisor)) {
573 // convert division by a power of two into some shifts and logical operations
574 if (op->code() == lir_idiv) {
575 if (divisor == 2) {
576 __ srl(Rdividend, 31, Rscratch);
577 } else {
578 __ sra(Rdividend, 31, Rscratch);
579 __ and3(Rscratch, divisor - 1, Rscratch);
580 }
581 __ add(Rdividend, Rscratch, Rscratch);
582 __ sra(Rscratch, log2_int(divisor), Rresult);
583 return;
584 } else {
585 if (divisor == 2) {
586 __ srl(Rdividend, 31, Rscratch);
587 } else {
588 __ sra(Rdividend, 31, Rscratch);
589 __ and3(Rscratch, divisor - 1,Rscratch);
590 }
591 __ add(Rdividend, Rscratch, Rscratch);
592 __ andn(Rscratch, divisor - 1,Rscratch);
593 __ sub(Rdividend, Rscratch, Rresult);
594 return;
595 }
596 }
597
598 __ sra(Rdividend, 31, Rscratch);
599 __ wry(Rscratch);
600
601 add_debug_info_for_div0_here(op->info());
602
603 if (Rdivisor != noreg) {
604 __ sdivcc(Rdividend, Rdivisor, (op->code() == lir_idiv ? Rresult : Rscratch));
605 } else {
606 assert(Assembler::is_simm13(divisor), "can only handle simm13");
607 __ sdivcc(Rdividend, divisor, (op->code() == lir_idiv ? Rresult : Rscratch));
608 }
609
610 Label skip;
611 __ br(Assembler::overflowSet, true, Assembler::pn, skip);
612 __ delayed()->Assembler::sethi(0x80000000, (op->code() == lir_idiv ? Rresult : Rscratch));
613 __ bind(skip);
614
615 if (op->code() == lir_irem) {
616 if (Rdivisor != noreg) {
617 __ smul(Rscratch, Rdivisor, Rscratch);
618 } else {
619 __ smul(Rscratch, divisor, Rscratch);
620 }
621 __ sub(Rdividend, Rscratch, Rresult);
622 }
623 }
624
625
626 void LIR_Assembler::emit_opBranch(LIR_OpBranch* op) {
627 #ifdef ASSERT
628 assert(op->block() == NULL || op->block()->label() == op->label(), "wrong label");
629 if (op->block() != NULL) _branch_target_blocks.append(op->block());
630 if (op->ublock() != NULL) _branch_target_blocks.append(op->ublock());
631 #endif
632 assert(op->info() == NULL, "shouldn't have CodeEmitInfo");
633
634 if (op->cond() == lir_cond_always) {
635 __ br(Assembler::always, false, Assembler::pt, *(op->label()));
636 } else if (op->code() == lir_cond_float_branch) {
637 assert(op->ublock() != NULL, "must have unordered successor");
638 bool is_unordered = (op->ublock() == op->block());
639 Assembler::Condition acond;
640 switch (op->cond()) {
641 case lir_cond_equal: acond = Assembler::f_equal; break;
642 case lir_cond_notEqual: acond = Assembler::f_notEqual; break;
643 case lir_cond_less: acond = (is_unordered ? Assembler::f_unorderedOrLess : Assembler::f_less); break;
644 case lir_cond_greater: acond = (is_unordered ? Assembler::f_unorderedOrGreater : Assembler::f_greater); break;
645 case lir_cond_lessEqual: acond = (is_unordered ? Assembler::f_unorderedOrLessOrEqual : Assembler::f_lessOrEqual); break;
646 case lir_cond_greaterEqual: acond = (is_unordered ? Assembler::f_unorderedOrGreaterOrEqual: Assembler::f_greaterOrEqual); break;
647 default : ShouldNotReachHere();
648 }
649 __ fb( acond, false, Assembler::pn, *(op->label()));
650 } else {
651 assert (op->code() == lir_branch, "just checking");
652
653 Assembler::Condition acond;
654 switch (op->cond()) {
655 case lir_cond_equal: acond = Assembler::equal; break;
656 case lir_cond_notEqual: acond = Assembler::notEqual; break;
657 case lir_cond_less: acond = Assembler::less; break;
658 case lir_cond_lessEqual: acond = Assembler::lessEqual; break;
659 case lir_cond_greaterEqual: acond = Assembler::greaterEqual; break;
660 case lir_cond_greater: acond = Assembler::greater; break;
661 case lir_cond_aboveEqual: acond = Assembler::greaterEqualUnsigned; break;
662 case lir_cond_belowEqual: acond = Assembler::lessEqualUnsigned; break;
663 default: ShouldNotReachHere();
664 };
665
666 // sparc has different condition codes for testing 32-bit
667 // vs. 64-bit values. We could always test xcc is we could
668 // guarantee that 32-bit loads always sign extended but that isn't
669 // true and since sign extension isn't free, it would impose a
670 // slight cost.
671 #ifdef _LP64
672 if (op->type() == T_INT) {
673 __ br(acond, false, Assembler::pn, *(op->label()));
674 } else
675 #endif
676 __ brx(acond, false, Assembler::pn, *(op->label()));
677 }
678 // The peephole pass fills the delay slot
679 }
680
681
682 void LIR_Assembler::emit_opConvert(LIR_OpConvert* op) {
683 Bytecodes::Code code = op->bytecode();
684 LIR_Opr dst = op->result_opr();
685
686 switch(code) {
687 case Bytecodes::_i2l: {
688 Register rlo = dst->as_register_lo();
689 Register rhi = dst->as_register_hi();
690 Register rval = op->in_opr()->as_register();
691 #ifdef _LP64
692 __ sra(rval, 0, rlo);
693 #else
694 __ mov(rval, rlo);
695 __ sra(rval, BitsPerInt-1, rhi);
696 #endif
697 break;
698 }
699 case Bytecodes::_i2d:
700 case Bytecodes::_i2f: {
701 bool is_double = (code == Bytecodes::_i2d);
702 FloatRegister rdst = is_double ? dst->as_double_reg() : dst->as_float_reg();
703 FloatRegisterImpl::Width w = is_double ? FloatRegisterImpl::D : FloatRegisterImpl::S;
704 FloatRegister rsrc = op->in_opr()->as_float_reg();
705 if (rsrc != rdst) {
706 __ fmov(FloatRegisterImpl::S, rsrc, rdst);
707 }
708 __ fitof(w, rdst, rdst);
709 break;
710 }
711 case Bytecodes::_f2i:{
712 FloatRegister rsrc = op->in_opr()->as_float_reg();
713 Address addr = frame_map()->address_for_slot(dst->single_stack_ix());
714 Label L;
715 // result must be 0 if value is NaN; test by comparing value to itself
716 __ fcmp(FloatRegisterImpl::S, Assembler::fcc0, rsrc, rsrc);
717 __ fb(Assembler::f_unordered, true, Assembler::pn, L);
718 __ delayed()->st(G0, addr); // annuled if contents of rsrc is not NaN
719 __ ftoi(FloatRegisterImpl::S, rsrc, rsrc);
720 // move integer result from float register to int register
721 __ stf(FloatRegisterImpl::S, rsrc, addr.base(), addr.disp());
722 __ bind (L);
723 break;
724 }
725 case Bytecodes::_l2i: {
726 Register rlo = op->in_opr()->as_register_lo();
727 Register rhi = op->in_opr()->as_register_hi();
728 Register rdst = dst->as_register();
729 #ifdef _LP64
730 __ sra(rlo, 0, rdst);
731 #else
732 __ mov(rlo, rdst);
733 #endif
734 break;
735 }
736 case Bytecodes::_d2f:
737 case Bytecodes::_f2d: {
738 bool is_double = (code == Bytecodes::_f2d);
739 assert((!is_double && dst->is_single_fpu()) || (is_double && dst->is_double_fpu()), "check");
740 LIR_Opr val = op->in_opr();
741 FloatRegister rval = (code == Bytecodes::_d2f) ? val->as_double_reg() : val->as_float_reg();
742 FloatRegister rdst = is_double ? dst->as_double_reg() : dst->as_float_reg();
743 FloatRegisterImpl::Width vw = is_double ? FloatRegisterImpl::S : FloatRegisterImpl::D;
744 FloatRegisterImpl::Width dw = is_double ? FloatRegisterImpl::D : FloatRegisterImpl::S;
745 __ ftof(vw, dw, rval, rdst);
746 break;
747 }
748 case Bytecodes::_i2s:
749 case Bytecodes::_i2b: {
750 Register rval = op->in_opr()->as_register();
751 Register rdst = dst->as_register();
752 int shift = (code == Bytecodes::_i2b) ? (BitsPerInt - T_BYTE_aelem_bytes * BitsPerByte) : (BitsPerInt - BitsPerShort);
753 __ sll (rval, shift, rdst);
754 __ sra (rdst, shift, rdst);
755 break;
756 }
757 case Bytecodes::_i2c: {
758 Register rval = op->in_opr()->as_register();
759 Register rdst = dst->as_register();
760 int shift = BitsPerInt - T_CHAR_aelem_bytes * BitsPerByte;
761 __ sll (rval, shift, rdst);
762 __ srl (rdst, shift, rdst);
763 break;
764 }
765
766 default: ShouldNotReachHere();
767 }
768 }
769
770
771 void LIR_Assembler::align_call(LIR_Code) {
772 // do nothing since all instructions are word aligned on sparc
773 }
774
775
776 void LIR_Assembler::call(LIR_OpJavaCall* op, relocInfo::relocType rtype) {
777 __ call(op->addr(), rtype);
778 // The peephole pass fills the delay slot, add_call_info is done in
779 // LIR_Assembler::emit_delay.
780 }
781
782
783 void LIR_Assembler::ic_call(LIR_OpJavaCall* op) {
784 __ ic_call(op->addr(), false);
785 // The peephole pass fills the delay slot, add_call_info is done in
786 // LIR_Assembler::emit_delay.
787 }
788
789
790 void LIR_Assembler::vtable_call(LIR_OpJavaCall* op) {
791 add_debug_info_for_null_check_here(op->info());
792 __ load_klass(O0, G3_scratch);
793 if (Assembler::is_simm13(op->vtable_offset())) {
794 __ ld_ptr(G3_scratch, op->vtable_offset(), G5_method);
795 } else {
796 // This will generate 2 instructions
797 __ set(op->vtable_offset(), G5_method);
798 // ld_ptr, set_hi, set
799 __ ld_ptr(G3_scratch, G5_method, G5_method);
800 }
801 __ ld_ptr(G5_method, Method::from_compiled_offset(), G3_scratch);
802 __ callr(G3_scratch, G0);
803 // the peephole pass fills the delay slot
804 }
805
806 int LIR_Assembler::store(LIR_Opr from_reg, Register base, int offset, BasicType type, bool wide, bool unaligned) {
807 int store_offset;
808 if (!Assembler::is_simm13(offset + (type == T_LONG) ? wordSize : 0)) {
809 assert(!unaligned, "can't handle this");
810 // for offsets larger than a simm13 we setup the offset in O7
811 __ set(offset, O7);
812 store_offset = store(from_reg, base, O7, type, wide);
813 } else {
814 if (type == T_ARRAY || type == T_OBJECT) {
815 __ verify_oop(from_reg->as_register());
816 }
817 store_offset = code_offset();
818 switch (type) {
819 case T_BOOLEAN: // fall through
820 case T_BYTE : __ stb(from_reg->as_register(), base, offset); break;
821 case T_CHAR : __ sth(from_reg->as_register(), base, offset); break;
822 case T_SHORT : __ sth(from_reg->as_register(), base, offset); break;
823 case T_INT : __ stw(from_reg->as_register(), base, offset); break;
824 case T_LONG :
825 #ifdef _LP64
826 if (unaligned || PatchALot) {
827 __ srax(from_reg->as_register_lo(), 32, O7);
828 __ stw(from_reg->as_register_lo(), base, offset + lo_word_offset_in_bytes);
829 __ stw(O7, base, offset + hi_word_offset_in_bytes);
830 } else {
831 __ stx(from_reg->as_register_lo(), base, offset);
832 }
833 #else
834 assert(Assembler::is_simm13(offset + 4), "must be");
835 __ stw(from_reg->as_register_lo(), base, offset + lo_word_offset_in_bytes);
836 __ stw(from_reg->as_register_hi(), base, offset + hi_word_offset_in_bytes);
837 #endif
838 break;
839 case T_ADDRESS:
840 case T_METADATA:
841 __ st_ptr(from_reg->as_register(), base, offset);
842 break;
843 case T_ARRAY : // fall through
844 case T_OBJECT:
845 {
846 if (UseCompressedOops && !wide) {
847 __ encode_heap_oop(from_reg->as_register(), G3_scratch);
848 store_offset = code_offset();
849 __ stw(G3_scratch, base, offset);
850 } else {
851 __ st_ptr(from_reg->as_register(), base, offset);
852 }
853 break;
854 }
855
856 case T_FLOAT : __ stf(FloatRegisterImpl::S, from_reg->as_float_reg(), base, offset); break;
857 case T_DOUBLE:
858 {
859 FloatRegister reg = from_reg->as_double_reg();
860 // split unaligned stores
861 if (unaligned || PatchALot) {
862 assert(Assembler::is_simm13(offset + 4), "must be");
863 __ stf(FloatRegisterImpl::S, reg->successor(), base, offset + 4);
864 __ stf(FloatRegisterImpl::S, reg, base, offset);
865 } else {
866 __ stf(FloatRegisterImpl::D, reg, base, offset);
867 }
868 break;
869 }
870 default : ShouldNotReachHere();
871 }
872 }
873 return store_offset;
874 }
875
876
877 int LIR_Assembler::store(LIR_Opr from_reg, Register base, Register disp, BasicType type, bool wide) {
878 if (type == T_ARRAY || type == T_OBJECT) {
879 __ verify_oop(from_reg->as_register());
880 }
881 int store_offset = code_offset();
882 switch (type) {
883 case T_BOOLEAN: // fall through
884 case T_BYTE : __ stb(from_reg->as_register(), base, disp); break;
885 case T_CHAR : __ sth(from_reg->as_register(), base, disp); break;
886 case T_SHORT : __ sth(from_reg->as_register(), base, disp); break;
887 case T_INT : __ stw(from_reg->as_register(), base, disp); break;
888 case T_LONG :
889 #ifdef _LP64
890 __ stx(from_reg->as_register_lo(), base, disp);
891 #else
892 assert(from_reg->as_register_hi()->successor() == from_reg->as_register_lo(), "must match");
893 __ std(from_reg->as_register_hi(), base, disp);
894 #endif
895 break;
896 case T_ADDRESS:
897 __ st_ptr(from_reg->as_register(), base, disp);
898 break;
899 case T_ARRAY : // fall through
900 case T_OBJECT:
901 {
902 if (UseCompressedOops && !wide) {
903 __ encode_heap_oop(from_reg->as_register(), G3_scratch);
904 store_offset = code_offset();
905 __ stw(G3_scratch, base, disp);
906 } else {
907 __ st_ptr(from_reg->as_register(), base, disp);
908 }
909 break;
910 }
911 case T_FLOAT : __ stf(FloatRegisterImpl::S, from_reg->as_float_reg(), base, disp); break;
912 case T_DOUBLE: __ stf(FloatRegisterImpl::D, from_reg->as_double_reg(), base, disp); break;
913 default : ShouldNotReachHere();
914 }
915 return store_offset;
916 }
917
918
919 int LIR_Assembler::load(Register base, int offset, LIR_Opr to_reg, BasicType type, bool wide, bool unaligned) {
920 int load_offset;
921 if (!Assembler::is_simm13(offset + (type == T_LONG) ? wordSize : 0)) {
922 assert(base != O7, "destroying register");
923 assert(!unaligned, "can't handle this");
924 // for offsets larger than a simm13 we setup the offset in O7
925 __ set(offset, O7);
926 load_offset = load(base, O7, to_reg, type, wide);
927 } else {
928 load_offset = code_offset();
929 switch(type) {
930 case T_BOOLEAN: // fall through
931 case T_BYTE : __ ldsb(base, offset, to_reg->as_register()); break;
932 case T_CHAR : __ lduh(base, offset, to_reg->as_register()); break;
933 case T_SHORT : __ ldsh(base, offset, to_reg->as_register()); break;
934 case T_INT : __ ld(base, offset, to_reg->as_register()); break;
935 case T_LONG :
936 if (!unaligned) {
937 #ifdef _LP64
938 __ ldx(base, offset, to_reg->as_register_lo());
939 #else
940 assert(to_reg->as_register_hi()->successor() == to_reg->as_register_lo(),
941 "must be sequential");
942 __ ldd(base, offset, to_reg->as_register_hi());
943 #endif
944 } else {
945 #ifdef _LP64
946 assert(base != to_reg->as_register_lo(), "can't handle this");
947 assert(O7 != to_reg->as_register_lo(), "can't handle this");
948 __ ld(base, offset + hi_word_offset_in_bytes, to_reg->as_register_lo());
949 __ lduw(base, offset + lo_word_offset_in_bytes, O7); // in case O7 is base or offset, use it last
950 __ sllx(to_reg->as_register_lo(), 32, to_reg->as_register_lo());
951 __ or3(to_reg->as_register_lo(), O7, to_reg->as_register_lo());
952 #else
953 if (base == to_reg->as_register_lo()) {
954 __ ld(base, offset + hi_word_offset_in_bytes, to_reg->as_register_hi());
955 __ ld(base, offset + lo_word_offset_in_bytes, to_reg->as_register_lo());
956 } else {
957 __ ld(base, offset + lo_word_offset_in_bytes, to_reg->as_register_lo());
958 __ ld(base, offset + hi_word_offset_in_bytes, to_reg->as_register_hi());
959 }
960 #endif
961 }
962 break;
963 case T_METADATA: __ ld_ptr(base, offset, to_reg->as_register()); break;
964 case T_ADDRESS:
965 #ifdef _LP64
966 if (offset == oopDesc::klass_offset_in_bytes() && UseCompressedClassPointers) {
967 __ lduw(base, offset, to_reg->as_register());
968 __ decode_klass_not_null(to_reg->as_register());
969 } else
970 #endif
971 {
972 __ ld_ptr(base, offset, to_reg->as_register());
973 }
974 break;
975 case T_ARRAY : // fall through
976 case T_OBJECT:
977 {
978 if (UseCompressedOops && !wide) {
979 __ lduw(base, offset, to_reg->as_register());
980 __ decode_heap_oop(to_reg->as_register());
981 } else {
982 __ ld_ptr(base, offset, to_reg->as_register());
983 }
984 break;
985 }
986 case T_FLOAT: __ ldf(FloatRegisterImpl::S, base, offset, to_reg->as_float_reg()); break;
987 case T_DOUBLE:
988 {
989 FloatRegister reg = to_reg->as_double_reg();
990 // split unaligned loads
991 if (unaligned || PatchALot) {
992 __ ldf(FloatRegisterImpl::S, base, offset + 4, reg->successor());
993 __ ldf(FloatRegisterImpl::S, base, offset, reg);
994 } else {
995 __ ldf(FloatRegisterImpl::D, base, offset, to_reg->as_double_reg());
996 }
997 break;
998 }
999 default : ShouldNotReachHere();
1000 }
1001 if (type == T_ARRAY || type == T_OBJECT) {
1002 __ verify_oop(to_reg->as_register());
1003 }
1004 }
1005 return load_offset;
1006 }
1007
1008
1009 int LIR_Assembler::load(Register base, Register disp, LIR_Opr to_reg, BasicType type, bool wide) {
1010 int load_offset = code_offset();
1011 switch(type) {
1012 case T_BOOLEAN: // fall through
1013 case T_BYTE : __ ldsb(base, disp, to_reg->as_register()); break;
1014 case T_CHAR : __ lduh(base, disp, to_reg->as_register()); break;
1015 case T_SHORT : __ ldsh(base, disp, to_reg->as_register()); break;
1016 case T_INT : __ ld(base, disp, to_reg->as_register()); break;
1017 case T_ADDRESS: __ ld_ptr(base, disp, to_reg->as_register()); break;
1018 case T_ARRAY : // fall through
1019 case T_OBJECT:
1020 {
1021 if (UseCompressedOops && !wide) {
1022 __ lduw(base, disp, to_reg->as_register());
1023 __ decode_heap_oop(to_reg->as_register());
1024 } else {
1025 __ ld_ptr(base, disp, to_reg->as_register());
1026 }
1027 break;
1028 }
1029 case T_FLOAT: __ ldf(FloatRegisterImpl::S, base, disp, to_reg->as_float_reg()); break;
1030 case T_DOUBLE: __ ldf(FloatRegisterImpl::D, base, disp, to_reg->as_double_reg()); break;
1031 case T_LONG :
1032 #ifdef _LP64
1033 __ ldx(base, disp, to_reg->as_register_lo());
1034 #else
1035 assert(to_reg->as_register_hi()->successor() == to_reg->as_register_lo(),
1036 "must be sequential");
1037 __ ldd(base, disp, to_reg->as_register_hi());
1038 #endif
1039 break;
1040 default : ShouldNotReachHere();
1041 }
1042 if (type == T_ARRAY || type == T_OBJECT) {
1043 __ verify_oop(to_reg->as_register());
1044 }
1045 return load_offset;
1046 }
1047
1048 void LIR_Assembler::const2stack(LIR_Opr src, LIR_Opr dest) {
1049 LIR_Const* c = src->as_constant_ptr();
1050 switch (c->type()) {
1051 case T_INT:
1052 case T_FLOAT: {
1053 Register src_reg = O7;
1054 int value = c->as_jint_bits();
1055 if (value == 0) {
1056 src_reg = G0;
1057 } else {
1058 __ set(value, O7);
1059 }
1060 Address addr = frame_map()->address_for_slot(dest->single_stack_ix());
1061 __ stw(src_reg, addr.base(), addr.disp());
1062 break;
1063 }
1064 case T_ADDRESS: {
1065 Register src_reg = O7;
1066 int value = c->as_jint_bits();
1067 if (value == 0) {
1068 src_reg = G0;
1069 } else {
1070 __ set(value, O7);
1071 }
1072 Address addr = frame_map()->address_for_slot(dest->single_stack_ix());
1073 __ st_ptr(src_reg, addr.base(), addr.disp());
1074 break;
1075 }
1076 case T_OBJECT: {
1077 Register src_reg = O7;
1078 jobject2reg(c->as_jobject(), src_reg);
1079 Address addr = frame_map()->address_for_slot(dest->single_stack_ix());
1080 __ st_ptr(src_reg, addr.base(), addr.disp());
1081 break;
1082 }
1083 case T_LONG:
1084 case T_DOUBLE: {
1085 Address addr = frame_map()->address_for_double_slot(dest->double_stack_ix());
1086
1087 Register tmp = O7;
1088 int value_lo = c->as_jint_lo_bits();
1089 if (value_lo == 0) {
1090 tmp = G0;
1091 } else {
1092 __ set(value_lo, O7);
1093 }
1094 __ stw(tmp, addr.base(), addr.disp() + lo_word_offset_in_bytes);
1095 int value_hi = c->as_jint_hi_bits();
1096 if (value_hi == 0) {
1097 tmp = G0;
1098 } else {
1099 __ set(value_hi, O7);
1100 }
1101 __ stw(tmp, addr.base(), addr.disp() + hi_word_offset_in_bytes);
1102 break;
1103 }
1104 default:
1105 Unimplemented();
1106 }
1107 }
1108
1109
1110 void LIR_Assembler::const2mem(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info, bool wide) {
1111 LIR_Const* c = src->as_constant_ptr();
1112 LIR_Address* addr = dest->as_address_ptr();
1113 Register base = addr->base()->as_pointer_register();
1114 int offset = -1;
1115
1116 switch (c->type()) {
1117 case T_INT:
1118 case T_FLOAT:
1119 case T_ADDRESS: {
1120 LIR_Opr tmp = FrameMap::O7_opr;
1121 int value = c->as_jint_bits();
1122 if (value == 0) {
1123 tmp = FrameMap::G0_opr;
1124 } else if (Assembler::is_simm13(value)) {
1125 __ set(value, O7);
1126 }
1127 if (addr->index()->is_valid()) {
1128 assert(addr->disp() == 0, "must be zero");
1129 offset = store(tmp, base, addr->index()->as_pointer_register(), type, wide);
1130 } else {
1131 assert(Assembler::is_simm13(addr->disp()), "can't handle larger addresses");
1132 offset = store(tmp, base, addr->disp(), type, wide, false);
1133 }
1134 break;
1135 }
1136 case T_LONG:
1137 case T_DOUBLE: {
1138 assert(!addr->index()->is_valid(), "can't handle reg reg address here");
1139 assert(Assembler::is_simm13(addr->disp()) &&
1140 Assembler::is_simm13(addr->disp() + 4), "can't handle larger addresses");
1141
1142 LIR_Opr tmp = FrameMap::O7_opr;
1143 int value_lo = c->as_jint_lo_bits();
1144 if (value_lo == 0) {
1145 tmp = FrameMap::G0_opr;
1146 } else {
1147 __ set(value_lo, O7);
1148 }
1149 offset = store(tmp, base, addr->disp() + lo_word_offset_in_bytes, T_INT, wide, false);
1150 int value_hi = c->as_jint_hi_bits();
1151 if (value_hi == 0) {
1152 tmp = FrameMap::G0_opr;
1153 } else {
1154 __ set(value_hi, O7);
1155 }
1156 store(tmp, base, addr->disp() + hi_word_offset_in_bytes, T_INT, wide, false);
1157 break;
1158 }
1159 case T_OBJECT: {
1160 jobject obj = c->as_jobject();
1161 LIR_Opr tmp;
1162 if (obj == NULL) {
1163 tmp = FrameMap::G0_opr;
1164 } else {
1165 tmp = FrameMap::O7_opr;
1166 jobject2reg(c->as_jobject(), O7);
1167 }
1168 // handle either reg+reg or reg+disp address
1169 if (addr->index()->is_valid()) {
1170 assert(addr->disp() == 0, "must be zero");
1171 offset = store(tmp, base, addr->index()->as_pointer_register(), type, wide);
1172 } else {
1173 assert(Assembler::is_simm13(addr->disp()), "can't handle larger addresses");
1174 offset = store(tmp, base, addr->disp(), type, wide, false);
1175 }
1176
1177 break;
1178 }
1179 default:
1180 Unimplemented();
1181 }
1182 if (info != NULL) {
1183 assert(offset != -1, "offset should've been set");
1184 add_debug_info_for_null_check(offset, info);
1185 }
1186 }
1187
1188
1189 void LIR_Assembler::const2reg(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
1190 LIR_Const* c = src->as_constant_ptr();
1191 LIR_Opr to_reg = dest;
1192
1193 switch (c->type()) {
1194 case T_INT:
1195 case T_ADDRESS:
1196 {
1197 jint con = c->as_jint();
1198 if (to_reg->is_single_cpu()) {
1199 assert(patch_code == lir_patch_none, "no patching handled here");
1200 __ set(con, to_reg->as_register());
1201 } else {
1202 ShouldNotReachHere();
1203 assert(to_reg->is_single_fpu(), "wrong register kind");
1204
1205 __ set(con, O7);
1206 Address temp_slot(SP, (frame::register_save_words * wordSize) + STACK_BIAS);
1207 __ st(O7, temp_slot);
1208 __ ldf(FloatRegisterImpl::S, temp_slot, to_reg->as_float_reg());
1209 }
1210 }
1211 break;
1212
1213 case T_LONG:
1214 {
1215 jlong con = c->as_jlong();
1216
1217 if (to_reg->is_double_cpu()) {
1218 #ifdef _LP64
1219 __ set(con, to_reg->as_register_lo());
1220 #else
1221 __ set(low(con), to_reg->as_register_lo());
1222 __ set(high(con), to_reg->as_register_hi());
1223 #endif
1224 #ifdef _LP64
1225 } else if (to_reg->is_single_cpu()) {
1226 __ set(con, to_reg->as_register());
1227 #endif
1228 } else {
1229 ShouldNotReachHere();
1230 assert(to_reg->is_double_fpu(), "wrong register kind");
1231 Address temp_slot_lo(SP, ((frame::register_save_words ) * wordSize) + STACK_BIAS);
1232 Address temp_slot_hi(SP, ((frame::register_save_words) * wordSize) + (longSize/2) + STACK_BIAS);
1233 __ set(low(con), O7);
1234 __ st(O7, temp_slot_lo);
1235 __ set(high(con), O7);
1236 __ st(O7, temp_slot_hi);
1237 __ ldf(FloatRegisterImpl::D, temp_slot_lo, to_reg->as_double_reg());
1238 }
1239 }
1240 break;
1241
1242 case T_OBJECT:
1243 {
1244 if (patch_code == lir_patch_none) {
1245 jobject2reg(c->as_jobject(), to_reg->as_register());
1246 } else {
1247 jobject2reg_with_patching(to_reg->as_register(), info);
1248 }
1249 }
1250 break;
1251
1252 case T_METADATA:
1253 {
1254 if (patch_code == lir_patch_none) {
1255 metadata2reg(c->as_metadata(), to_reg->as_register());
1256 } else {
1257 klass2reg_with_patching(to_reg->as_register(), info);
1258 }
1259 }
1260 break;
1261
1262 case T_FLOAT:
1263 {
1264 address const_addr = __ float_constant(c->as_jfloat());
1265 if (const_addr == NULL) {
1266 bailout("const section overflow");
1267 break;
1268 }
1269 RelocationHolder rspec = internal_word_Relocation::spec(const_addr);
1270 AddressLiteral const_addrlit(const_addr, rspec);
1271 if (to_reg->is_single_fpu()) {
1272 __ patchable_sethi(const_addrlit, O7);
1273 __ relocate(rspec);
1274 __ ldf(FloatRegisterImpl::S, O7, const_addrlit.low10(), to_reg->as_float_reg());
1275
1276 } else {
1277 assert(to_reg->is_single_cpu(), "Must be a cpu register.");
1278
1279 __ set(const_addrlit, O7);
1280 __ ld(O7, 0, to_reg->as_register());
1281 }
1282 }
1283 break;
1284
1285 case T_DOUBLE:
1286 {
1287 address const_addr = __ double_constant(c->as_jdouble());
1288 if (const_addr == NULL) {
1289 bailout("const section overflow");
1290 break;
1291 }
1292 RelocationHolder rspec = internal_word_Relocation::spec(const_addr);
1293
1294 if (to_reg->is_double_fpu()) {
1295 AddressLiteral const_addrlit(const_addr, rspec);
1296 __ patchable_sethi(const_addrlit, O7);
1297 __ relocate(rspec);
1298 __ ldf (FloatRegisterImpl::D, O7, const_addrlit.low10(), to_reg->as_double_reg());
1299 } else {
1300 assert(to_reg->is_double_cpu(), "Must be a long register.");
1301 #ifdef _LP64
1302 __ set(jlong_cast(c->as_jdouble()), to_reg->as_register_lo());
1303 #else
1304 __ set(low(jlong_cast(c->as_jdouble())), to_reg->as_register_lo());
1305 __ set(high(jlong_cast(c->as_jdouble())), to_reg->as_register_hi());
1306 #endif
1307 }
1308
1309 }
1310 break;
1311
1312 default:
1313 ShouldNotReachHere();
1314 }
1315 }
1316
1317 Address LIR_Assembler::as_Address(LIR_Address* addr) {
1318 Register reg = addr->base()->as_pointer_register();
1319 LIR_Opr index = addr->index();
1320 if (index->is_illegal()) {
1321 return Address(reg, addr->disp());
1322 } else {
1323 assert (addr->disp() == 0, "unsupported address mode");
1324 return Address(reg, index->as_pointer_register());
1325 }
1326 }
1327
1328
1329 void LIR_Assembler::stack2stack(LIR_Opr src, LIR_Opr dest, BasicType type) {
1330 switch (type) {
1331 case T_INT:
1332 case T_FLOAT: {
1333 Register tmp = O7;
1334 Address from = frame_map()->address_for_slot(src->single_stack_ix());
1335 Address to = frame_map()->address_for_slot(dest->single_stack_ix());
1336 __ lduw(from.base(), from.disp(), tmp);
1337 __ stw(tmp, to.base(), to.disp());
1338 break;
1339 }
1340 case T_OBJECT: {
1341 Register tmp = O7;
1342 Address from = frame_map()->address_for_slot(src->single_stack_ix());
1343 Address to = frame_map()->address_for_slot(dest->single_stack_ix());
1344 __ ld_ptr(from.base(), from.disp(), tmp);
1345 __ st_ptr(tmp, to.base(), to.disp());
1346 break;
1347 }
1348 case T_LONG:
1349 case T_DOUBLE: {
1350 Register tmp = O7;
1351 Address from = frame_map()->address_for_double_slot(src->double_stack_ix());
1352 Address to = frame_map()->address_for_double_slot(dest->double_stack_ix());
1353 __ lduw(from.base(), from.disp(), tmp);
1354 __ stw(tmp, to.base(), to.disp());
1355 __ lduw(from.base(), from.disp() + 4, tmp);
1356 __ stw(tmp, to.base(), to.disp() + 4);
1357 break;
1358 }
1359
1360 default:
1361 ShouldNotReachHere();
1362 }
1363 }
1364
1365
1366 Address LIR_Assembler::as_Address_hi(LIR_Address* addr) {
1367 Address base = as_Address(addr);
1368 return Address(base.base(), base.disp() + hi_word_offset_in_bytes);
1369 }
1370
1371
1372 Address LIR_Assembler::as_Address_lo(LIR_Address* addr) {
1373 Address base = as_Address(addr);
1374 return Address(base.base(), base.disp() + lo_word_offset_in_bytes);
1375 }
1376
1377
1378 void LIR_Assembler::mem2reg(LIR_Opr src_opr, LIR_Opr dest, BasicType type,
1379 LIR_PatchCode patch_code, CodeEmitInfo* info, bool wide, bool unaligned) {
1380
1381 assert(type != T_METADATA, "load of metadata ptr not supported");
1382 LIR_Address* addr = src_opr->as_address_ptr();
1383 LIR_Opr to_reg = dest;
1384
1385 Register src = addr->base()->as_pointer_register();
1386 Register disp_reg = noreg;
1387 int disp_value = addr->disp();
1388 bool needs_patching = (patch_code != lir_patch_none);
1389
1390 if (addr->base()->type() == T_OBJECT) {
1391 __ verify_oop(src);
1392 }
1393
1394 PatchingStub* patch = NULL;
1395 if (needs_patching) {
1396 patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1397 assert(!to_reg->is_double_cpu() ||
1398 patch_code == lir_patch_none ||
1399 patch_code == lir_patch_normal, "patching doesn't match register");
1400 }
1401
1402 if (addr->index()->is_illegal()) {
1403 if (!Assembler::is_simm13(disp_value) && (!unaligned || Assembler::is_simm13(disp_value + 4))) {
1404 if (needs_patching) {
1405 __ patchable_set(0, O7);
1406 } else {
1407 __ set(disp_value, O7);
1408 }
1409 disp_reg = O7;
1410 }
1411 } else if (unaligned || PatchALot) {
1412 __ add(src, addr->index()->as_register(), O7);
1413 src = O7;
1414 } else {
1415 disp_reg = addr->index()->as_pointer_register();
1416 assert(disp_value == 0, "can't handle 3 operand addresses");
1417 }
1418
1419 // remember the offset of the load. The patching_epilog must be done
1420 // before the call to add_debug_info, otherwise the PcDescs don't get
1421 // entered in increasing order.
1422 int offset = code_offset();
1423
1424 assert(disp_reg != noreg || Assembler::is_simm13(disp_value), "should have set this up");
1425 if (disp_reg == noreg) {
1426 offset = load(src, disp_value, to_reg, type, wide, unaligned);
1427 } else {
1428 assert(!unaligned, "can't handle this");
1429 offset = load(src, disp_reg, to_reg, type, wide);
1430 }
1431
1432 if (patch != NULL) {
1433 patching_epilog(patch, patch_code, src, info);
1434 }
1435 if (info != NULL) add_debug_info_for_null_check(offset, info);
1436 }
1437
1438
1439 void LIR_Assembler::prefetchr(LIR_Opr src) {
1440 LIR_Address* addr = src->as_address_ptr();
1441 Address from_addr = as_Address(addr);
1442
1443 if (VM_Version::has_v9()) {
1444 __ prefetch(from_addr, Assembler::severalReads);
1445 }
1446 }
1447
1448
1449 void LIR_Assembler::prefetchw(LIR_Opr src) {
1450 LIR_Address* addr = src->as_address_ptr();
1451 Address from_addr = as_Address(addr);
1452
1453 if (VM_Version::has_v9()) {
1454 __ prefetch(from_addr, Assembler::severalWritesAndPossiblyReads);
1455 }
1456 }
1457
1458
1459 void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
1460 Address addr;
1461 if (src->is_single_word()) {
1462 addr = frame_map()->address_for_slot(src->single_stack_ix());
1463 } else if (src->is_double_word()) {
1464 addr = frame_map()->address_for_double_slot(src->double_stack_ix());
1465 }
1466
1467 bool unaligned = (addr.disp() - STACK_BIAS) % 8 != 0;
1468 load(addr.base(), addr.disp(), dest, dest->type(), true /*wide*/, unaligned);
1469 }
1470
1471
1472 void LIR_Assembler::reg2stack(LIR_Opr from_reg, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
1473 Address addr;
1474 if (dest->is_single_word()) {
1475 addr = frame_map()->address_for_slot(dest->single_stack_ix());
1476 } else if (dest->is_double_word()) {
1477 addr = frame_map()->address_for_slot(dest->double_stack_ix());
1478 }
1479 bool unaligned = (addr.disp() - STACK_BIAS) % 8 != 0;
1480 store(from_reg, addr.base(), addr.disp(), from_reg->type(), true /*wide*/, unaligned);
1481 }
1482
1483
1484 void LIR_Assembler::reg2reg(LIR_Opr from_reg, LIR_Opr to_reg) {
1485 if (from_reg->is_float_kind() && to_reg->is_float_kind()) {
1486 if (from_reg->is_double_fpu()) {
1487 // double to double moves
1488 assert(to_reg->is_double_fpu(), "should match");
1489 __ fmov(FloatRegisterImpl::D, from_reg->as_double_reg(), to_reg->as_double_reg());
1490 } else {
1491 // float to float moves
1492 assert(to_reg->is_single_fpu(), "should match");
1493 __ fmov(FloatRegisterImpl::S, from_reg->as_float_reg(), to_reg->as_float_reg());
1494 }
1495 } else if (!from_reg->is_float_kind() && !to_reg->is_float_kind()) {
1496 if (from_reg->is_double_cpu()) {
1497 #ifdef _LP64
1498 __ mov(from_reg->as_pointer_register(), to_reg->as_pointer_register());
1499 #else
1500 assert(to_reg->is_double_cpu() &&
1501 from_reg->as_register_hi() != to_reg->as_register_lo() &&
1502 from_reg->as_register_lo() != to_reg->as_register_hi(),
1503 "should both be long and not overlap");
1504 // long to long moves
1505 __ mov(from_reg->as_register_hi(), to_reg->as_register_hi());
1506 __ mov(from_reg->as_register_lo(), to_reg->as_register_lo());
1507 #endif
1508 #ifdef _LP64
1509 } else if (to_reg->is_double_cpu()) {
1510 // int to int moves
1511 __ mov(from_reg->as_register(), to_reg->as_register_lo());
1512 #endif
1513 } else {
1514 // int to int moves
1515 __ mov(from_reg->as_register(), to_reg->as_register());
1516 }
1517 } else {
1518 ShouldNotReachHere();
1519 }
1520 if (to_reg->type() == T_OBJECT || to_reg->type() == T_ARRAY) {
1521 __ verify_oop(to_reg->as_register());
1522 }
1523 }
1524
1525
1526 void LIR_Assembler::reg2mem(LIR_Opr from_reg, LIR_Opr dest, BasicType type,
1527 LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack,
1528 bool wide, bool unaligned) {
1529 assert(type != T_METADATA, "store of metadata ptr not supported");
1530 LIR_Address* addr = dest->as_address_ptr();
1531
1532 Register src = addr->base()->as_pointer_register();
1533 Register disp_reg = noreg;
1534 int disp_value = addr->disp();
1535 bool needs_patching = (patch_code != lir_patch_none);
1536
1537 if (addr->base()->is_oop_register()) {
1538 __ verify_oop(src);
1539 }
1540
1541 PatchingStub* patch = NULL;
1542 if (needs_patching) {
1543 patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1544 assert(!from_reg->is_double_cpu() ||
1545 patch_code == lir_patch_none ||
1546 patch_code == lir_patch_normal, "patching doesn't match register");
1547 }
1548
1549 if (addr->index()->is_illegal()) {
1550 if (!Assembler::is_simm13(disp_value) && (!unaligned || Assembler::is_simm13(disp_value + 4))) {
1551 if (needs_patching) {
1552 __ patchable_set(0, O7);
1553 } else {
1554 __ set(disp_value, O7);
1555 }
1556 disp_reg = O7;
1557 }
1558 } else if (unaligned || PatchALot) {
1559 __ add(src, addr->index()->as_register(), O7);
1560 src = O7;
1561 } else {
1562 disp_reg = addr->index()->as_pointer_register();
1563 assert(disp_value == 0, "can't handle 3 operand addresses");
1564 }
1565
1566 // remember the offset of the store. The patching_epilog must be done
1567 // before the call to add_debug_info_for_null_check, otherwise the PcDescs don't get
1568 // entered in increasing order.
1569 int offset;
1570
1571 assert(disp_reg != noreg || Assembler::is_simm13(disp_value), "should have set this up");
1572 if (disp_reg == noreg) {
1573 offset = store(from_reg, src, disp_value, type, wide, unaligned);
1574 } else {
1575 assert(!unaligned, "can't handle this");
1576 offset = store(from_reg, src, disp_reg, type, wide);
1577 }
1578
1579 if (patch != NULL) {
1580 patching_epilog(patch, patch_code, src, info);
1581 }
1582
1583 if (info != NULL) add_debug_info_for_null_check(offset, info);
1584 }
1585
1586
1587 void LIR_Assembler::return_op(LIR_Opr result) {
1588 // the poll may need a register so just pick one that isn't the return register
1589 #if defined(TIERED) && !defined(_LP64)
1590 if (result->type_field() == LIR_OprDesc::long_type) {
1591 // Must move the result to G1
1592 // Must leave proper result in O0,O1 and G1 (TIERED only)
1593 __ sllx(I0, 32, G1); // Shift bits into high G1
1594 __ srl (I1, 0, I1); // Zero extend O1 (harmless?)
1595 __ or3 (I1, G1, G1); // OR 64 bits into G1
1596 #ifdef ASSERT
1597 // mangle it so any problems will show up
1598 __ set(0xdeadbeef, I0);
1599 __ set(0xdeadbeef, I1);
1600 #endif
1601 }
1602 #endif // TIERED
1603 __ set((intptr_t)os::get_polling_page(), L0);
1604 __ relocate(relocInfo::poll_return_type);
1605 __ ld_ptr(L0, 0, G0);
1606 __ ret();
1607 __ delayed()->restore();
1608 }
1609
1610
1611 int LIR_Assembler::safepoint_poll(LIR_Opr tmp, CodeEmitInfo* info) {
1612 __ set((intptr_t)os::get_polling_page(), tmp->as_register());
1613 if (info != NULL) {
1614 add_debug_info_for_branch(info);
1615 } else {
1616 __ relocate(relocInfo::poll_type);
1617 }
1618
1619 int offset = __ offset();
1620 __ ld_ptr(tmp->as_register(), 0, G0);
1621
1622 return offset;
1623 }
1624
1625
1626 void LIR_Assembler::emit_static_call_stub() {
1627 address call_pc = __ pc();
1628 address stub = __ start_a_stub(call_stub_size);
1629 if (stub == NULL) {
1630 bailout("static call stub overflow");
1631 return;
1632 }
1633
1634 int start = __ offset();
1635 __ relocate(static_stub_Relocation::spec(call_pc));
1636
1637 __ set_metadata(NULL, G5);
1638 // must be set to -1 at code generation time
1639 AddressLiteral addrlit(-1);
1640 __ jump_to(addrlit, G3);
1641 __ delayed()->nop();
1642
1643 assert(__ offset() - start <= call_stub_size, "stub too big");
1644 __ end_a_stub();
1645 }
1646
1647
1648 void LIR_Assembler::comp_op(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Op2* op) {
1649 if (opr1->is_single_fpu()) {
1650 __ fcmp(FloatRegisterImpl::S, Assembler::fcc0, opr1->as_float_reg(), opr2->as_float_reg());
1651 } else if (opr1->is_double_fpu()) {
1652 __ fcmp(FloatRegisterImpl::D, Assembler::fcc0, opr1->as_double_reg(), opr2->as_double_reg());
1653 } else if (opr1->is_single_cpu()) {
1654 if (opr2->is_constant()) {
1655 switch (opr2->as_constant_ptr()->type()) {
1656 case T_INT:
1657 { jint con = opr2->as_constant_ptr()->as_jint();
1658 if (Assembler::is_simm13(con)) {
1659 __ cmp(opr1->as_register(), con);
1660 } else {
1661 __ set(con, O7);
1662 __ cmp(opr1->as_register(), O7);
1663 }
1664 }
1665 break;
1666
1667 case T_OBJECT:
1668 // there are only equal/notequal comparisions on objects
1669 { jobject con = opr2->as_constant_ptr()->as_jobject();
1670 if (con == NULL) {
1671 __ cmp(opr1->as_register(), 0);
1672 } else {
1673 jobject2reg(con, O7);
1674 __ cmp(opr1->as_register(), O7);
1675 }
1676 }
1677 break;
1678
1679 default:
1680 ShouldNotReachHere();
1681 break;
1682 }
1683 } else {
1684 if (opr2->is_address()) {
1685 LIR_Address * addr = opr2->as_address_ptr();
1686 BasicType type = addr->type();
1687 if ( type == T_OBJECT ) __ ld_ptr(as_Address(addr), O7);
1688 else __ ld(as_Address(addr), O7);
1689 __ cmp(opr1->as_register(), O7);
1690 } else {
1691 __ cmp(opr1->as_register(), opr2->as_register());
1692 }
1693 }
1694 } else if (opr1->is_double_cpu()) {
1695 Register xlo = opr1->as_register_lo();
1696 Register xhi = opr1->as_register_hi();
1697 if (opr2->is_constant() && opr2->as_jlong() == 0) {
1698 assert(condition == lir_cond_equal || condition == lir_cond_notEqual, "only handles these cases");
1699 #ifdef _LP64
1700 __ orcc(xhi, G0, G0);
1701 #else
1702 __ orcc(xhi, xlo, G0);
1703 #endif
1704 } else if (opr2->is_register()) {
1705 Register ylo = opr2->as_register_lo();
1706 Register yhi = opr2->as_register_hi();
1707 #ifdef _LP64
1708 __ cmp(xlo, ylo);
1709 #else
1710 __ subcc(xlo, ylo, xlo);
1711 __ subccc(xhi, yhi, xhi);
1712 if (condition == lir_cond_equal || condition == lir_cond_notEqual) {
1713 __ orcc(xhi, xlo, G0);
1714 }
1715 #endif
1716 } else {
1717 ShouldNotReachHere();
1718 }
1719 } else if (opr1->is_address()) {
1720 LIR_Address * addr = opr1->as_address_ptr();
1721 BasicType type = addr->type();
1722 assert (opr2->is_constant(), "Checking");
1723 if ( type == T_OBJECT ) __ ld_ptr(as_Address(addr), O7);
1724 else __ ld(as_Address(addr), O7);
1725 __ cmp(O7, opr2->as_constant_ptr()->as_jint());
1726 } else {
1727 ShouldNotReachHere();
1728 }
1729 }
1730
1731
1732 void LIR_Assembler::comp_fl2i(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst, LIR_Op2* op){
1733 if (code == lir_cmp_fd2i || code == lir_ucmp_fd2i) {
1734 bool is_unordered_less = (code == lir_ucmp_fd2i);
1735 if (left->is_single_fpu()) {
1736 __ float_cmp(true, is_unordered_less ? -1 : 1, left->as_float_reg(), right->as_float_reg(), dst->as_register());
1737 } else if (left->is_double_fpu()) {
1738 __ float_cmp(false, is_unordered_less ? -1 : 1, left->as_double_reg(), right->as_double_reg(), dst->as_register());
1739 } else {
1740 ShouldNotReachHere();
1741 }
1742 } else if (code == lir_cmp_l2i) {
1743 #ifdef _LP64
1744 __ lcmp(left->as_register_lo(), right->as_register_lo(), dst->as_register());
1745 #else
1746 __ lcmp(left->as_register_hi(), left->as_register_lo(),
1747 right->as_register_hi(), right->as_register_lo(),
1748 dst->as_register());
1749 #endif
1750 } else {
1751 ShouldNotReachHere();
1752 }
1753 }
1754
1755
1756 void LIR_Assembler::cmove(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type) {
1757 Assembler::Condition acond;
1758 switch (condition) {
1759 case lir_cond_equal: acond = Assembler::equal; break;
1760 case lir_cond_notEqual: acond = Assembler::notEqual; break;
1761 case lir_cond_less: acond = Assembler::less; break;
1762 case lir_cond_lessEqual: acond = Assembler::lessEqual; break;
1763 case lir_cond_greaterEqual: acond = Assembler::greaterEqual; break;
1764 case lir_cond_greater: acond = Assembler::greater; break;
1765 case lir_cond_aboveEqual: acond = Assembler::greaterEqualUnsigned; break;
1766 case lir_cond_belowEqual: acond = Assembler::lessEqualUnsigned; break;
1767 default: ShouldNotReachHere();
1768 };
1769
1770 if (opr1->is_constant() && opr1->type() == T_INT) {
1771 Register dest = result->as_register();
1772 // load up first part of constant before branch
1773 // and do the rest in the delay slot.
1774 if (!Assembler::is_simm13(opr1->as_jint())) {
1775 __ sethi(opr1->as_jint(), dest);
1776 }
1777 } else if (opr1->is_constant()) {
1778 const2reg(opr1, result, lir_patch_none, NULL);
1779 } else if (opr1->is_register()) {
1780 reg2reg(opr1, result);
1781 } else if (opr1->is_stack()) {
1782 stack2reg(opr1, result, result->type());
1783 } else {
1784 ShouldNotReachHere();
1785 }
1786 Label skip;
1787 #ifdef _LP64
1788 if (type == T_INT) {
1789 __ br(acond, false, Assembler::pt, skip);
1790 } else
1791 #endif
1792 __ brx(acond, false, Assembler::pt, skip); // checks icc on 32bit and xcc on 64bit
1793 if (opr1->is_constant() && opr1->type() == T_INT) {
1794 Register dest = result->as_register();
1795 if (Assembler::is_simm13(opr1->as_jint())) {
1796 __ delayed()->or3(G0, opr1->as_jint(), dest);
1797 } else {
1798 // the sethi has been done above, so just put in the low 10 bits
1799 __ delayed()->or3(dest, opr1->as_jint() & 0x3ff, dest);
1800 }
1801 } else {
1802 // can't do anything useful in the delay slot
1803 __ delayed()->nop();
1804 }
1805 if (opr2->is_constant()) {
1806 const2reg(opr2, result, lir_patch_none, NULL);
1807 } else if (opr2->is_register()) {
1808 reg2reg(opr2, result);
1809 } else if (opr2->is_stack()) {
1810 stack2reg(opr2, result, result->type());
1811 } else {
1812 ShouldNotReachHere();
1813 }
1814 __ bind(skip);
1815 }
1816
1817
1818 void LIR_Assembler::arith_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest, CodeEmitInfo* info, bool pop_fpu_stack) {
1819 assert(info == NULL, "unused on this code path");
1820 assert(left->is_register(), "wrong items state");
1821 assert(dest->is_register(), "wrong items state");
1822
1823 if (right->is_register()) {
1824 if (dest->is_float_kind()) {
1825
1826 FloatRegister lreg, rreg, res;
1827 FloatRegisterImpl::Width w;
1828 if (right->is_single_fpu()) {
1829 w = FloatRegisterImpl::S;
1830 lreg = left->as_float_reg();
1831 rreg = right->as_float_reg();
1832 res = dest->as_float_reg();
1833 } else {
1834 w = FloatRegisterImpl::D;
1835 lreg = left->as_double_reg();
1836 rreg = right->as_double_reg();
1837 res = dest->as_double_reg();
1838 }
1839
1840 switch (code) {
1841 case lir_add: __ fadd(w, lreg, rreg, res); break;
1842 case lir_sub: __ fsub(w, lreg, rreg, res); break;
1843 case lir_mul: // fall through
1844 case lir_mul_strictfp: __ fmul(w, lreg, rreg, res); break;
1845 case lir_div: // fall through
1846 case lir_div_strictfp: __ fdiv(w, lreg, rreg, res); break;
1847 default: ShouldNotReachHere();
1848 }
1849
1850 } else if (dest->is_double_cpu()) {
1851 #ifdef _LP64
1852 Register dst_lo = dest->as_register_lo();
1853 Register op1_lo = left->as_pointer_register();
1854 Register op2_lo = right->as_pointer_register();
1855
1856 switch (code) {
1857 case lir_add:
1858 __ add(op1_lo, op2_lo, dst_lo);
1859 break;
1860
1861 case lir_sub:
1862 __ sub(op1_lo, op2_lo, dst_lo);
1863 break;
1864
1865 default: ShouldNotReachHere();
1866 }
1867 #else
1868 Register op1_lo = left->as_register_lo();
1869 Register op1_hi = left->as_register_hi();
1870 Register op2_lo = right->as_register_lo();
1871 Register op2_hi = right->as_register_hi();
1872 Register dst_lo = dest->as_register_lo();
1873 Register dst_hi = dest->as_register_hi();
1874
1875 switch (code) {
1876 case lir_add:
1877 __ addcc(op1_lo, op2_lo, dst_lo);
1878 __ addc (op1_hi, op2_hi, dst_hi);
1879 break;
1880
1881 case lir_sub:
1882 __ subcc(op1_lo, op2_lo, dst_lo);
1883 __ subc (op1_hi, op2_hi, dst_hi);
1884 break;
1885
1886 default: ShouldNotReachHere();
1887 }
1888 #endif
1889 } else {
1890 assert (right->is_single_cpu(), "Just Checking");
1891
1892 Register lreg = left->as_register();
1893 Register res = dest->as_register();
1894 Register rreg = right->as_register();
1895 switch (code) {
1896 case lir_add: __ add (lreg, rreg, res); break;
1897 case lir_sub: __ sub (lreg, rreg, res); break;
1898 case lir_mul: __ mulx (lreg, rreg, res); break;
1899 default: ShouldNotReachHere();
1900 }
1901 }
1902 } else {
1903 assert (right->is_constant(), "must be constant");
1904
1905 if (dest->is_single_cpu()) {
1906 Register lreg = left->as_register();
1907 Register res = dest->as_register();
1908 int simm13 = right->as_constant_ptr()->as_jint();
1909
1910 switch (code) {
1911 case lir_add: __ add (lreg, simm13, res); break;
1912 case lir_sub: __ sub (lreg, simm13, res); break;
1913 case lir_mul: __ mulx (lreg, simm13, res); break;
1914 default: ShouldNotReachHere();
1915 }
1916 } else {
1917 Register lreg = left->as_pointer_register();
1918 Register res = dest->as_register_lo();
1919 long con = right->as_constant_ptr()->as_jlong();
1920 assert(Assembler::is_simm13(con), "must be simm13");
1921
1922 switch (code) {
1923 case lir_add: __ add (lreg, (int)con, res); break;
1924 case lir_sub: __ sub (lreg, (int)con, res); break;
1925 case lir_mul: __ mulx (lreg, (int)con, res); break;
1926 default: ShouldNotReachHere();
1927 }
1928 }
1929 }
1930 }
1931
1932
1933 void LIR_Assembler::fpop() {
1934 // do nothing
1935 }
1936
1937
1938 void LIR_Assembler::intrinsic_op(LIR_Code code, LIR_Opr value, LIR_Opr thread, LIR_Opr dest, LIR_Op* op) {
1939 switch (code) {
1940 case lir_sin:
1941 case lir_tan:
1942 case lir_cos: {
1943 assert(thread->is_valid(), "preserve the thread object for performance reasons");
1944 assert(dest->as_double_reg() == F0, "the result will be in f0/f1");
1945 break;
1946 }
1947 case lir_sqrt: {
1948 assert(!thread->is_valid(), "there is no need for a thread_reg for dsqrt");
1949 FloatRegister src_reg = value->as_double_reg();
1950 FloatRegister dst_reg = dest->as_double_reg();
1951 __ fsqrt(FloatRegisterImpl::D, src_reg, dst_reg);
1952 break;
1953 }
1954 case lir_abs: {
1955 assert(!thread->is_valid(), "there is no need for a thread_reg for fabs");
1956 FloatRegister src_reg = value->as_double_reg();
1957 FloatRegister dst_reg = dest->as_double_reg();
1958 __ fabs(FloatRegisterImpl::D, src_reg, dst_reg);
1959 break;
1960 }
1961 default: {
1962 ShouldNotReachHere();
1963 break;
1964 }
1965 }
1966 }
1967
1968
1969 void LIR_Assembler::logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest) {
1970 if (right->is_constant()) {
1971 if (dest->is_single_cpu()) {
1972 int simm13 = right->as_constant_ptr()->as_jint();
1973 switch (code) {
1974 case lir_logic_and: __ and3 (left->as_register(), simm13, dest->as_register()); break;
1975 case lir_logic_or: __ or3 (left->as_register(), simm13, dest->as_register()); break;
1976 case lir_logic_xor: __ xor3 (left->as_register(), simm13, dest->as_register()); break;
1977 default: ShouldNotReachHere();
1978 }
1979 } else {
1980 long c = right->as_constant_ptr()->as_jlong();
1981 assert(c == (int)c && Assembler::is_simm13(c), "out of range");
1982 int simm13 = (int)c;
1983 switch (code) {
1984 case lir_logic_and:
1985 #ifndef _LP64
1986 __ and3 (left->as_register_hi(), 0, dest->as_register_hi());
1987 #endif
1988 __ and3 (left->as_register_lo(), simm13, dest->as_register_lo());
1989 break;
1990
1991 case lir_logic_or:
1992 #ifndef _LP64
1993 __ or3 (left->as_register_hi(), 0, dest->as_register_hi());
1994 #endif
1995 __ or3 (left->as_register_lo(), simm13, dest->as_register_lo());
1996 break;
1997
1998 case lir_logic_xor:
1999 #ifndef _LP64
2000 __ xor3 (left->as_register_hi(), 0, dest->as_register_hi());
2001 #endif
2002 __ xor3 (left->as_register_lo(), simm13, dest->as_register_lo());
2003 break;
2004
2005 default: ShouldNotReachHere();
2006 }
2007 }
2008 } else {
2009 assert(right->is_register(), "right should be in register");
2010
2011 if (dest->is_single_cpu()) {
2012 switch (code) {
2013 case lir_logic_and: __ and3 (left->as_register(), right->as_register(), dest->as_register()); break;
2014 case lir_logic_or: __ or3 (left->as_register(), right->as_register(), dest->as_register()); break;
2015 case lir_logic_xor: __ xor3 (left->as_register(), right->as_register(), dest->as_register()); break;
2016 default: ShouldNotReachHere();
2017 }
2018 } else {
2019 #ifdef _LP64
2020 Register l = (left->is_single_cpu() && left->is_oop_register()) ? left->as_register() :
2021 left->as_register_lo();
2022 Register r = (right->is_single_cpu() && right->is_oop_register()) ? right->as_register() :
2023 right->as_register_lo();
2024
2025 switch (code) {
2026 case lir_logic_and: __ and3 (l, r, dest->as_register_lo()); break;
2027 case lir_logic_or: __ or3 (l, r, dest->as_register_lo()); break;
2028 case lir_logic_xor: __ xor3 (l, r, dest->as_register_lo()); break;
2029 default: ShouldNotReachHere();
2030 }
2031 #else
2032 switch (code) {
2033 case lir_logic_and:
2034 __ and3 (left->as_register_hi(), right->as_register_hi(), dest->as_register_hi());
2035 __ and3 (left->as_register_lo(), right->as_register_lo(), dest->as_register_lo());
2036 break;
2037
2038 case lir_logic_or:
2039 __ or3 (left->as_register_hi(), right->as_register_hi(), dest->as_register_hi());
2040 __ or3 (left->as_register_lo(), right->as_register_lo(), dest->as_register_lo());
2041 break;
2042
2043 case lir_logic_xor:
2044 __ xor3 (left->as_register_hi(), right->as_register_hi(), dest->as_register_hi());
2045 __ xor3 (left->as_register_lo(), right->as_register_lo(), dest->as_register_lo());
2046 break;
2047
2048 default: ShouldNotReachHere();
2049 }
2050 #endif
2051 }
2052 }
2053 }
2054
2055
2056 int LIR_Assembler::shift_amount(BasicType t) {
2057 int elem_size = type2aelembytes(t);
2058 switch (elem_size) {
2059 case 1 : return 0;
2060 case 2 : return 1;
2061 case 4 : return 2;
2062 case 8 : return 3;
2063 }
2064 ShouldNotReachHere();
2065 return -1;
2066 }
2067
2068
2069 void LIR_Assembler::throw_op(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
2070 assert(exceptionOop->as_register() == Oexception, "should match");
2071 assert(exceptionPC->as_register() == Oissuing_pc, "should match");
2072
2073 info->add_register_oop(exceptionOop);
2074
2075 // reuse the debug info from the safepoint poll for the throw op itself
2076 address pc_for_athrow = __ pc();
2077 int pc_for_athrow_offset = __ offset();
2078 RelocationHolder rspec = internal_word_Relocation::spec(pc_for_athrow);
2079 __ set(pc_for_athrow, Oissuing_pc, rspec);
2080 add_call_info(pc_for_athrow_offset, info); // for exception handler
2081
2082 __ call(Runtime1::entry_for(Runtime1::handle_exception_id), relocInfo::runtime_call_type);
2083 __ delayed()->nop();
2084 }
2085
2086
2087 void LIR_Assembler::unwind_op(LIR_Opr exceptionOop) {
2088 assert(exceptionOop->as_register() == Oexception, "should match");
2089
2090 __ br(Assembler::always, false, Assembler::pt, _unwind_handler_entry);
2091 __ delayed()->nop();
2092 }
2093
2094 void LIR_Assembler::emit_arraycopy(LIR_OpArrayCopy* op) {
2095 Register src = op->src()->as_register();
2096 Register dst = op->dst()->as_register();
2097 Register src_pos = op->src_pos()->as_register();
2098 Register dst_pos = op->dst_pos()->as_register();
2099 Register length = op->length()->as_register();
2100 Register tmp = op->tmp()->as_register();
2101 Register tmp2 = O7;
2102
2103 int flags = op->flags();
2104 ciArrayKlass* default_type = op->expected_type();
2105 BasicType basic_type = default_type != NULL ? default_type->element_type()->basic_type() : T_ILLEGAL;
2106 if (basic_type == T_ARRAY) basic_type = T_OBJECT;
2107
2108 #ifdef _LP64
2109 // higher 32bits must be null
2110 __ sra(dst_pos, 0, dst_pos);
2111 __ sra(src_pos, 0, src_pos);
2112 __ sra(length, 0, length);
2113 #endif
2114
2115 // set up the arraycopy stub information
2116 ArrayCopyStub* stub = op->stub();
2117
2118 // always do stub if no type information is available. it's ok if
2119 // the known type isn't loaded since the code sanity checks
2120 // in debug mode and the type isn't required when we know the exact type
2121 // also check that the type is an array type.
2122 if (op->expected_type() == NULL) {
2123 __ mov(src, O0);
2124 __ mov(src_pos, O1);
2125 __ mov(dst, O2);
2126 __ mov(dst_pos, O3);
2127 __ mov(length, O4);
2128 address copyfunc_addr = StubRoutines::generic_arraycopy();
2129
2130 if (copyfunc_addr == NULL) { // Use C version if stub was not generated
2131 __ call_VM_leaf(tmp, CAST_FROM_FN_PTR(address, Runtime1::arraycopy));
2132 } else {
2133 #ifndef PRODUCT
2134 if (PrintC1Statistics) {
2135 address counter = (address)&Runtime1::_generic_arraycopystub_cnt;
2136 __ inc_counter(counter, G1, G3);
2137 }
2138 #endif
2139 __ call_VM_leaf(tmp, copyfunc_addr);
2140 }
2141
2142 if (copyfunc_addr != NULL) {
2143 __ xor3(O0, -1, tmp);
2144 __ sub(length, tmp, length);
2145 __ add(src_pos, tmp, src_pos);
2146 __ cmp_zero_and_br(Assembler::less, O0, *stub->entry());
2147 __ delayed()->add(dst_pos, tmp, dst_pos);
2148 } else {
2149 __ cmp_zero_and_br(Assembler::less, O0, *stub->entry());
2150 __ delayed()->nop();
2151 }
2152 __ bind(*stub->continuation());
2153 return;
2154 }
2155
2156 assert(default_type != NULL && default_type->is_array_klass(), "must be true at this point");
2157
2158 // make sure src and dst are non-null and load array length
2159 if (flags & LIR_OpArrayCopy::src_null_check) {
2160 __ tst(src);
2161 __ brx(Assembler::equal, false, Assembler::pn, *stub->entry());
2162 __ delayed()->nop();
2163 }
2164
2165 if (flags & LIR_OpArrayCopy::dst_null_check) {
2166 __ tst(dst);
2167 __ brx(Assembler::equal, false, Assembler::pn, *stub->entry());
2168 __ delayed()->nop();
2169 }
2170
2171 // If the compiler was not able to prove that exact type of the source or the destination
2172 // of the arraycopy is an array type, check at runtime if the source or the destination is
2173 // an instance type.
2174 if (flags & LIR_OpArrayCopy::type_check) {
2175 if (!(flags & LIR_OpArrayCopy::LIR_OpArrayCopy::dst_objarray)) {
2176 __ load_klass(dst, tmp);
2177 __ lduw(tmp, in_bytes(Klass::layout_helper_offset()), tmp2);
2178 __ cmp(tmp2, Klass::_lh_neutral_value);
2179 __ br(Assembler::greaterEqual, false, Assembler::pn, *stub->entry());
2180 __ delayed()->nop();
2181 }
2182
2183 if (!(flags & LIR_OpArrayCopy::LIR_OpArrayCopy::src_objarray)) {
2184 __ load_klass(src, tmp);
2185 __ lduw(tmp, in_bytes(Klass::layout_helper_offset()), tmp2);
2186 __ cmp(tmp2, Klass::_lh_neutral_value);
2187 __ br(Assembler::greaterEqual, false, Assembler::pn, *stub->entry());
2188 __ delayed()->nop();
2189 }
2190 }
2191
2192 if (flags & LIR_OpArrayCopy::src_pos_positive_check) {
2193 // test src_pos register
2194 __ cmp_zero_and_br(Assembler::less, src_pos, *stub->entry());
2195 __ delayed()->nop();
2196 }
2197
2198 if (flags & LIR_OpArrayCopy::dst_pos_positive_check) {
2199 // test dst_pos register
2200 __ cmp_zero_and_br(Assembler::less, dst_pos, *stub->entry());
2201 __ delayed()->nop();
2202 }
2203
2204 if (flags & LIR_OpArrayCopy::length_positive_check) {
2205 // make sure length isn't negative
2206 __ cmp_zero_and_br(Assembler::less, length, *stub->entry());
2207 __ delayed()->nop();
2208 }
2209
2210 if (flags & LIR_OpArrayCopy::src_range_check) {
2211 __ ld(src, arrayOopDesc::length_offset_in_bytes(), tmp2);
2212 __ add(length, src_pos, tmp);
2213 __ cmp(tmp2, tmp);
2214 __ br(Assembler::carrySet, false, Assembler::pn, *stub->entry());
2215 __ delayed()->nop();
2216 }
2217
2218 if (flags & LIR_OpArrayCopy::dst_range_check) {
2219 __ ld(dst, arrayOopDesc::length_offset_in_bytes(), tmp2);
2220 __ add(length, dst_pos, tmp);
2221 __ cmp(tmp2, tmp);
2222 __ br(Assembler::carrySet, false, Assembler::pn, *stub->entry());
2223 __ delayed()->nop();
2224 }
2225
2226 int shift = shift_amount(basic_type);
2227
2228 if (flags & LIR_OpArrayCopy::type_check) {
2229 // We don't know the array types are compatible
2230 if (basic_type != T_OBJECT) {
2231 // Simple test for basic type arrays
2232 if (UseCompressedClassPointers) {
2233 // We don't need decode because we just need to compare
2234 __ lduw(src, oopDesc::klass_offset_in_bytes(), tmp);
2235 __ lduw(dst, oopDesc::klass_offset_in_bytes(), tmp2);
2236 __ cmp(tmp, tmp2);
2237 __ br(Assembler::notEqual, false, Assembler::pt, *stub->entry());
2238 } else {
2239 __ ld_ptr(src, oopDesc::klass_offset_in_bytes(), tmp);
2240 __ ld_ptr(dst, oopDesc::klass_offset_in_bytes(), tmp2);
2241 __ cmp(tmp, tmp2);
2242 __ brx(Assembler::notEqual, false, Assembler::pt, *stub->entry());
2243 }
2244 __ delayed()->nop();
2245 } else {
2246 // For object arrays, if src is a sub class of dst then we can
2247 // safely do the copy.
2248 address copyfunc_addr = StubRoutines::checkcast_arraycopy();
2249
2250 Label cont, slow;
2251 assert_different_registers(tmp, tmp2, G3, G1);
2252
2253 __ load_klass(src, G3);
2254 __ load_klass(dst, G1);
2255
2256 __ check_klass_subtype_fast_path(G3, G1, tmp, tmp2, &cont, copyfunc_addr == NULL ? stub->entry() : &slow, NULL);
2257
2258 __ call(Runtime1::entry_for(Runtime1::slow_subtype_check_id), relocInfo::runtime_call_type);
2259 __ delayed()->nop();
2260
2261 __ cmp(G3, 0);
2262 if (copyfunc_addr != NULL) { // use stub if available
2263 // src is not a sub class of dst so we have to do a
2264 // per-element check.
2265 __ br(Assembler::notEqual, false, Assembler::pt, cont);
2266 __ delayed()->nop();
2267
2268 __ bind(slow);
2269
2270 int mask = LIR_OpArrayCopy::src_objarray|LIR_OpArrayCopy::dst_objarray;
2271 if ((flags & mask) != mask) {
2272 // Check that at least both of them object arrays.
2273 assert(flags & mask, "one of the two should be known to be an object array");
2274
2275 if (!(flags & LIR_OpArrayCopy::src_objarray)) {
2276 __ load_klass(src, tmp);
2277 } else if (!(flags & LIR_OpArrayCopy::dst_objarray)) {
2278 __ load_klass(dst, tmp);
2279 }
2280 int lh_offset = in_bytes(Klass::layout_helper_offset());
2281
2282 __ lduw(tmp, lh_offset, tmp2);
2283
2284 jint objArray_lh = Klass::array_layout_helper(T_OBJECT);
2285 __ set(objArray_lh, tmp);
2286 __ cmp(tmp, tmp2);
2287 __ br(Assembler::notEqual, false, Assembler::pt, *stub->entry());
2288 __ delayed()->nop();
2289 }
2290
2291 Register src_ptr = O0;
2292 Register dst_ptr = O1;
2293 Register len = O2;
2294 Register chk_off = O3;
2295 Register super_k = O4;
2296
2297 __ add(src, arrayOopDesc::base_offset_in_bytes(basic_type), src_ptr);
2298 if (shift == 0) {
2299 __ add(src_ptr, src_pos, src_ptr);
2300 } else {
2301 __ sll(src_pos, shift, tmp);
2302 __ add(src_ptr, tmp, src_ptr);
2303 }
2304
2305 __ add(dst, arrayOopDesc::base_offset_in_bytes(basic_type), dst_ptr);
2306 if (shift == 0) {
2307 __ add(dst_ptr, dst_pos, dst_ptr);
2308 } else {
2309 __ sll(dst_pos, shift, tmp);
2310 __ add(dst_ptr, tmp, dst_ptr);
2311 }
2312 __ mov(length, len);
2313 __ load_klass(dst, tmp);
2314
2315 int ek_offset = in_bytes(ObjArrayKlass::element_klass_offset());
2316 __ ld_ptr(tmp, ek_offset, super_k);
2317
2318 int sco_offset = in_bytes(Klass::super_check_offset_offset());
2319 __ lduw(super_k, sco_offset, chk_off);
2320
2321 __ call_VM_leaf(tmp, copyfunc_addr);
2322
2323 #ifndef PRODUCT
2324 if (PrintC1Statistics) {
2325 Label failed;
2326 __ br_notnull_short(O0, Assembler::pn, failed);
2327 __ inc_counter((address)&Runtime1::_arraycopy_checkcast_cnt, G1, G3);
2328 __ bind(failed);
2329 }
2330 #endif
2331
2332 __ br_null(O0, false, Assembler::pt, *stub->continuation());
2333 __ delayed()->xor3(O0, -1, tmp);
2334
2335 #ifndef PRODUCT
2336 if (PrintC1Statistics) {
2337 __ inc_counter((address)&Runtime1::_arraycopy_checkcast_attempt_cnt, G1, G3);
2338 }
2339 #endif
2340
2341 __ sub(length, tmp, length);
2342 __ add(src_pos, tmp, src_pos);
2343 __ br(Assembler::always, false, Assembler::pt, *stub->entry());
2344 __ delayed()->add(dst_pos, tmp, dst_pos);
2345
2346 __ bind(cont);
2347 } else {
2348 __ br(Assembler::equal, false, Assembler::pn, *stub->entry());
2349 __ delayed()->nop();
2350 __ bind(cont);
2351 }
2352 }
2353 }
2354
2355 #ifdef ASSERT
2356 if (basic_type != T_OBJECT || !(flags & LIR_OpArrayCopy::type_check)) {
2357 // Sanity check the known type with the incoming class. For the
2358 // primitive case the types must match exactly with src.klass and
2359 // dst.klass each exactly matching the default type. For the
2360 // object array case, if no type check is needed then either the
2361 // dst type is exactly the expected type and the src type is a
2362 // subtype which we can't check or src is the same array as dst
2363 // but not necessarily exactly of type default_type.
2364 Label known_ok, halt;
2365 metadata2reg(op->expected_type()->constant_encoding(), tmp);
2366 if (UseCompressedClassPointers) {
2367 // tmp holds the default type. It currently comes uncompressed after the
2368 // load of a constant, so encode it.
2369 __ encode_klass_not_null(tmp);
2370 // load the raw value of the dst klass, since we will be comparing
2371 // uncompressed values directly.
2372 __ lduw(dst, oopDesc::klass_offset_in_bytes(), tmp2);
2373 if (basic_type != T_OBJECT) {
2374 __ cmp(tmp, tmp2);
2375 __ br(Assembler::notEqual, false, Assembler::pn, halt);
2376 // load the raw value of the src klass.
2377 __ delayed()->lduw(src, oopDesc::klass_offset_in_bytes(), tmp2);
2378 __ cmp_and_br_short(tmp, tmp2, Assembler::equal, Assembler::pn, known_ok);
2379 } else {
2380 __ cmp(tmp, tmp2);
2381 __ br(Assembler::equal, false, Assembler::pn, known_ok);
2382 __ delayed()->cmp(src, dst);
2383 __ brx(Assembler::equal, false, Assembler::pn, known_ok);
2384 __ delayed()->nop();
2385 }
2386 } else {
2387 __ ld_ptr(dst, oopDesc::klass_offset_in_bytes(), tmp2);
2388 if (basic_type != T_OBJECT) {
2389 __ cmp(tmp, tmp2);
2390 __ brx(Assembler::notEqual, false, Assembler::pn, halt);
2391 __ delayed()->ld_ptr(src, oopDesc::klass_offset_in_bytes(), tmp2);
2392 __ cmp_and_brx_short(tmp, tmp2, Assembler::equal, Assembler::pn, known_ok);
2393 } else {
2394 __ cmp(tmp, tmp2);
2395 __ brx(Assembler::equal, false, Assembler::pn, known_ok);
2396 __ delayed()->cmp(src, dst);
2397 __ brx(Assembler::equal, false, Assembler::pn, known_ok);
2398 __ delayed()->nop();
2399 }
2400 }
2401 __ bind(halt);
2402 __ stop("incorrect type information in arraycopy");
2403 __ bind(known_ok);
2404 }
2405 #endif
2406
2407 #ifndef PRODUCT
2408 if (PrintC1Statistics) {
2409 address counter = Runtime1::arraycopy_count_address(basic_type);
2410 __ inc_counter(counter, G1, G3);
2411 }
2412 #endif
2413
2414 Register src_ptr = O0;
2415 Register dst_ptr = O1;
2416 Register len = O2;
2417
2418 __ add(src, arrayOopDesc::base_offset_in_bytes(basic_type), src_ptr);
2419 if (shift == 0) {
2420 __ add(src_ptr, src_pos, src_ptr);
2421 } else {
2422 __ sll(src_pos, shift, tmp);
2423 __ add(src_ptr, tmp, src_ptr);
2424 }
2425
2426 __ add(dst, arrayOopDesc::base_offset_in_bytes(basic_type), dst_ptr);
2427 if (shift == 0) {
2428 __ add(dst_ptr, dst_pos, dst_ptr);
2429 } else {
2430 __ sll(dst_pos, shift, tmp);
2431 __ add(dst_ptr, tmp, dst_ptr);
2432 }
2433
2434 bool disjoint = (flags & LIR_OpArrayCopy::overlapping) == 0;
2435 bool aligned = (flags & LIR_OpArrayCopy::unaligned) == 0;
2436 const char *name;
2437 address entry = StubRoutines::select_arraycopy_function(basic_type, aligned, disjoint, name, false);
2438
2439 // arraycopy stubs takes a length in number of elements, so don't scale it.
2440 __ mov(length, len);
2441 __ call_VM_leaf(tmp, entry);
2442
2443 __ bind(*stub->continuation());
2444 }
2445
2446
2447 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, LIR_Opr count, LIR_Opr dest, LIR_Opr tmp) {
2448 if (dest->is_single_cpu()) {
2449 #ifdef _LP64
2450 if (left->type() == T_OBJECT) {
2451 switch (code) {
2452 case lir_shl: __ sllx (left->as_register(), count->as_register(), dest->as_register()); break;
2453 case lir_shr: __ srax (left->as_register(), count->as_register(), dest->as_register()); break;
2454 case lir_ushr: __ srl (left->as_register(), count->as_register(), dest->as_register()); break;
2455 default: ShouldNotReachHere();
2456 }
2457 } else
2458 #endif
2459 switch (code) {
2460 case lir_shl: __ sll (left->as_register(), count->as_register(), dest->as_register()); break;
2461 case lir_shr: __ sra (left->as_register(), count->as_register(), dest->as_register()); break;
2462 case lir_ushr: __ srl (left->as_register(), count->as_register(), dest->as_register()); break;
2463 default: ShouldNotReachHere();
2464 }
2465 } else {
2466 #ifdef _LP64
2467 switch (code) {
2468 case lir_shl: __ sllx (left->as_register_lo(), count->as_register(), dest->as_register_lo()); break;
2469 case lir_shr: __ srax (left->as_register_lo(), count->as_register(), dest->as_register_lo()); break;
2470 case lir_ushr: __ srlx (left->as_register_lo(), count->as_register(), dest->as_register_lo()); break;
2471 default: ShouldNotReachHere();
2472 }
2473 #else
2474 switch (code) {
2475 case lir_shl: __ lshl (left->as_register_hi(), left->as_register_lo(), count->as_register(), dest->as_register_hi(), dest->as_register_lo(), G3_scratch); break;
2476 case lir_shr: __ lshr (left->as_register_hi(), left->as_register_lo(), count->as_register(), dest->as_register_hi(), dest->as_register_lo(), G3_scratch); break;
2477 case lir_ushr: __ lushr (left->as_register_hi(), left->as_register_lo(), count->as_register(), dest->as_register_hi(), dest->as_register_lo(), G3_scratch); break;
2478 default: ShouldNotReachHere();
2479 }
2480 #endif
2481 }
2482 }
2483
2484
2485 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, jint count, LIR_Opr dest) {
2486 #ifdef _LP64
2487 if (left->type() == T_OBJECT) {
2488 count = count & 63; // shouldn't shift by more than sizeof(intptr_t)
2489 Register l = left->as_register();
2490 Register d = dest->as_register_lo();
2491 switch (code) {
2492 case lir_shl: __ sllx (l, count, d); break;
2493 case lir_shr: __ srax (l, count, d); break;
2494 case lir_ushr: __ srlx (l, count, d); break;
2495 default: ShouldNotReachHere();
2496 }
2497 return;
2498 }
2499 #endif
2500
2501 if (dest->is_single_cpu()) {
2502 count = count & 0x1F; // Java spec
2503 switch (code) {
2504 case lir_shl: __ sll (left->as_register(), count, dest->as_register()); break;
2505 case lir_shr: __ sra (left->as_register(), count, dest->as_register()); break;
2506 case lir_ushr: __ srl (left->as_register(), count, dest->as_register()); break;
2507 default: ShouldNotReachHere();
2508 }
2509 } else if (dest->is_double_cpu()) {
2510 count = count & 63; // Java spec
2511 switch (code) {
2512 case lir_shl: __ sllx (left->as_pointer_register(), count, dest->as_pointer_register()); break;
2513 case lir_shr: __ srax (left->as_pointer_register(), count, dest->as_pointer_register()); break;
2514 case lir_ushr: __ srlx (left->as_pointer_register(), count, dest->as_pointer_register()); break;
2515 default: ShouldNotReachHere();
2516 }
2517 } else {
2518 ShouldNotReachHere();
2519 }
2520 }
2521
2522
2523 void LIR_Assembler::emit_alloc_obj(LIR_OpAllocObj* op) {
2524 assert(op->tmp1()->as_register() == G1 &&
2525 op->tmp2()->as_register() == G3 &&
2526 op->tmp3()->as_register() == G4 &&
2527 op->obj()->as_register() == O0 &&
2528 op->klass()->as_register() == G5, "must be");
2529 if (op->init_check()) {
2530 __ ldub(op->klass()->as_register(),
2531 in_bytes(InstanceKlass::init_state_offset()),
2532 op->tmp1()->as_register());
2533 add_debug_info_for_null_check_here(op->stub()->info());
2534 __ cmp(op->tmp1()->as_register(), InstanceKlass::fully_initialized);
2535 __ br(Assembler::notEqual, false, Assembler::pn, *op->stub()->entry());
2536 __ delayed()->nop();
2537 }
2538 __ allocate_object(op->obj()->as_register(),
2539 op->tmp1()->as_register(),
2540 op->tmp2()->as_register(),
2541 op->tmp3()->as_register(),
2542 op->header_size(),
2543 op->object_size(),
2544 op->klass()->as_register(),
2545 *op->stub()->entry());
2546 __ bind(*op->stub()->continuation());
2547 __ verify_oop(op->obj()->as_register());
2548 }
2549
2550
2551 void LIR_Assembler::emit_alloc_array(LIR_OpAllocArray* op) {
2552 assert(op->tmp1()->as_register() == G1 &&
2553 op->tmp2()->as_register() == G3 &&
2554 op->tmp3()->as_register() == G4 &&
2555 op->tmp4()->as_register() == O1 &&
2556 op->klass()->as_register() == G5, "must be");
2557
2558 LP64_ONLY( __ signx(op->len()->as_register()); )
2559 if (UseSlowPath ||
2560 (!UseFastNewObjectArray && (op->type() == T_OBJECT || op->type() == T_ARRAY)) ||
2561 (!UseFastNewTypeArray && (op->type() != T_OBJECT && op->type() != T_ARRAY))) {
2562 __ br(Assembler::always, false, Assembler::pt, *op->stub()->entry());
2563 __ delayed()->nop();
2564 } else {
2565 __ allocate_array(op->obj()->as_register(),
2566 op->len()->as_register(),
2567 op->tmp1()->as_register(),
2568 op->tmp2()->as_register(),
2569 op->tmp3()->as_register(),
2570 arrayOopDesc::header_size(op->type()),
2571 type2aelembytes(op->type()),
2572 op->klass()->as_register(),
2573 *op->stub()->entry());
2574 }
2575 __ bind(*op->stub()->continuation());
2576 }
2577
2578
2579 void LIR_Assembler::type_profile_helper(Register mdo, int mdo_offset_bias,
2580 ciMethodData *md, ciProfileData *data,
2581 Register recv, Register tmp1, Label* update_done) {
2582 uint i;
2583 for (i = 0; i < VirtualCallData::row_limit(); i++) {
2584 Label next_test;
2585 // See if the receiver is receiver[n].
2586 Address receiver_addr(mdo, md->byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i)) -
2587 mdo_offset_bias);
2588 __ ld_ptr(receiver_addr, tmp1);
2589 __ verify_klass_ptr(tmp1);
2590 __ cmp_and_brx_short(recv, tmp1, Assembler::notEqual, Assembler::pt, next_test);
2591 Address data_addr(mdo, md->byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i)) -
2592 mdo_offset_bias);
2593 __ ld_ptr(data_addr, tmp1);
2594 __ add(tmp1, DataLayout::counter_increment, tmp1);
2595 __ st_ptr(tmp1, data_addr);
2596 __ ba(*update_done);
2597 __ delayed()->nop();
2598 __ bind(next_test);
2599 }
2600
2601 // Didn't find receiver; find next empty slot and fill it in
2602 for (i = 0; i < VirtualCallData::row_limit(); i++) {
2603 Label next_test;
2604 Address recv_addr(mdo, md->byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i)) -
2605 mdo_offset_bias);
2606 __ ld_ptr(recv_addr, tmp1);
2607 __ br_notnull_short(tmp1, Assembler::pt, next_test);
2608 __ st_ptr(recv, recv_addr);
2609 __ set(DataLayout::counter_increment, tmp1);
2610 __ st_ptr(tmp1, mdo, md->byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i)) -
2611 mdo_offset_bias);
2612 __ ba(*update_done);
2613 __ delayed()->nop();
2614 __ bind(next_test);
2615 }
2616 }
2617
2618
2619 void LIR_Assembler::setup_md_access(ciMethod* method, int bci,
2620 ciMethodData*& md, ciProfileData*& data, int& mdo_offset_bias) {
2621 md = method->method_data_or_null();
2622 assert(md != NULL, "Sanity");
2623 data = md->bci_to_data(bci);
2624 assert(data != NULL, "need data for checkcast");
2625 assert(data->is_ReceiverTypeData(), "need ReceiverTypeData for type check");
2626 if (!Assembler::is_simm13(md->byte_offset_of_slot(data, DataLayout::header_offset()) + data->size_in_bytes())) {
2627 // The offset is large so bias the mdo by the base of the slot so
2628 // that the ld can use simm13s to reference the slots of the data
2629 mdo_offset_bias = md->byte_offset_of_slot(data, DataLayout::header_offset());
2630 }
2631 }
2632
2633 void LIR_Assembler::emit_typecheck_helper(LIR_OpTypeCheck *op, Label* success, Label* failure, Label* obj_is_null) {
2634 // we always need a stub for the failure case.
2635 CodeStub* stub = op->stub();
2636 Register obj = op->object()->as_register();
2637 Register k_RInfo = op->tmp1()->as_register();
2638 Register klass_RInfo = op->tmp2()->as_register();
2639 Register dst = op->result_opr()->as_register();
2640 Register Rtmp1 = op->tmp3()->as_register();
2641 ciKlass* k = op->klass();
2642
2643
2644 if (obj == k_RInfo) {
2645 k_RInfo = klass_RInfo;
2646 klass_RInfo = obj;
2647 }
2648
2649 ciMethodData* md;
2650 ciProfileData* data;
2651 int mdo_offset_bias = 0;
2652 if (op->should_profile()) {
2653 ciMethod* method = op->profiled_method();
2654 assert(method != NULL, "Should have method");
2655 setup_md_access(method, op->profiled_bci(), md, data, mdo_offset_bias);
2656
2657 Label not_null;
2658 __ br_notnull_short(obj, Assembler::pn, not_null);
2659 Register mdo = k_RInfo;
2660 Register data_val = Rtmp1;
2661 metadata2reg(md->constant_encoding(), mdo);
2662 if (mdo_offset_bias > 0) {
2663 __ set(mdo_offset_bias, data_val);
2664 __ add(mdo, data_val, mdo);
2665 }
2666 Address flags_addr(mdo, md->byte_offset_of_slot(data, DataLayout::flags_offset()) - mdo_offset_bias);
2667 __ ldub(flags_addr, data_val);
2668 __ or3(data_val, BitData::null_seen_byte_constant(), data_val);
2669 __ stb(data_val, flags_addr);
2670 __ ba(*obj_is_null);
2671 __ delayed()->nop();
2672 __ bind(not_null);
2673 } else {
2674 __ br_null(obj, false, Assembler::pn, *obj_is_null);
2675 __ delayed()->nop();
2676 }
2677
2678 Label profile_cast_failure, profile_cast_success;
2679 Label *failure_target = op->should_profile() ? &profile_cast_failure : failure;
2680 Label *success_target = op->should_profile() ? &profile_cast_success : success;
2681
2682 // patching may screw with our temporaries on sparc,
2683 // so let's do it before loading the class
2684 if (k->is_loaded()) {
2685 metadata2reg(k->constant_encoding(), k_RInfo);
2686 } else {
2687 klass2reg_with_patching(k_RInfo, op->info_for_patch());
2688 }
2689 assert(obj != k_RInfo, "must be different");
2690
2691 // get object class
2692 // not a safepoint as obj null check happens earlier
2693 __ load_klass(obj, klass_RInfo);
2694 if (op->fast_check()) {
2695 assert_different_registers(klass_RInfo, k_RInfo);
2696 __ cmp(k_RInfo, klass_RInfo);
2697 __ brx(Assembler::notEqual, false, Assembler::pt, *failure_target);
2698 __ delayed()->nop();
2699 } else {
2700 bool need_slow_path = true;
2701 if (k->is_loaded()) {
2702 if ((int) k->super_check_offset() != in_bytes(Klass::secondary_super_cache_offset()))
2703 need_slow_path = false;
2704 // perform the fast part of the checking logic
2705 __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, noreg,
2706 (need_slow_path ? success_target : NULL),
2707 failure_target, NULL,
2708 RegisterOrConstant(k->super_check_offset()));
2709 } else {
2710 // perform the fast part of the checking logic
2711 __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, O7, success_target,
2712 failure_target, NULL);
2713 }
2714 if (need_slow_path) {
2715 // call out-of-line instance of __ check_klass_subtype_slow_path(...):
2716 assert(klass_RInfo == G3 && k_RInfo == G1, "incorrect call setup");
2717 __ call(Runtime1::entry_for(Runtime1::slow_subtype_check_id), relocInfo::runtime_call_type);
2718 __ delayed()->nop();
2719 __ cmp(G3, 0);
2720 __ br(Assembler::equal, false, Assembler::pn, *failure_target);
2721 __ delayed()->nop();
2722 // Fall through to success case
2723 }
2724 }
2725
2726 if (op->should_profile()) {
2727 Register mdo = klass_RInfo, recv = k_RInfo, tmp1 = Rtmp1;
2728 assert_different_registers(obj, mdo, recv, tmp1);
2729 __ bind(profile_cast_success);
2730 metadata2reg(md->constant_encoding(), mdo);
2731 if (mdo_offset_bias > 0) {
2732 __ set(mdo_offset_bias, tmp1);
2733 __ add(mdo, tmp1, mdo);
2734 }
2735 __ load_klass(obj, recv);
2736 type_profile_helper(mdo, mdo_offset_bias, md, data, recv, tmp1, success);
2737 // Jump over the failure case
2738 __ ba(*success);
2739 __ delayed()->nop();
2740 // Cast failure case
2741 __ bind(profile_cast_failure);
2742 metadata2reg(md->constant_encoding(), mdo);
2743 if (mdo_offset_bias > 0) {
2744 __ set(mdo_offset_bias, tmp1);
2745 __ add(mdo, tmp1, mdo);
2746 }
2747 Address data_addr(mdo, md->byte_offset_of_slot(data, CounterData::count_offset()) - mdo_offset_bias);
2748 __ ld_ptr(data_addr, tmp1);
2749 __ sub(tmp1, DataLayout::counter_increment, tmp1);
2750 __ st_ptr(tmp1, data_addr);
2751 __ ba(*failure);
2752 __ delayed()->nop();
2753 }
2754 __ ba(*success);
2755 __ delayed()->nop();
2756 }
2757
2758 void LIR_Assembler::emit_opTypeCheck(LIR_OpTypeCheck* op) {
2759 LIR_Code code = op->code();
2760 if (code == lir_store_check) {
2761 Register value = op->object()->as_register();
2762 Register array = op->array()->as_register();
2763 Register k_RInfo = op->tmp1()->as_register();
2764 Register klass_RInfo = op->tmp2()->as_register();
2765 Register Rtmp1 = op->tmp3()->as_register();
2766
2767 __ verify_oop(value);
2768 CodeStub* stub = op->stub();
2769 // check if it needs to be profiled
2770 ciMethodData* md;
2771 ciProfileData* data;
2772 int mdo_offset_bias = 0;
2773 if (op->should_profile()) {
2774 ciMethod* method = op->profiled_method();
2775 assert(method != NULL, "Should have method");
2776 setup_md_access(method, op->profiled_bci(), md, data, mdo_offset_bias);
2777 }
2778 Label profile_cast_success, profile_cast_failure, done;
2779 Label *success_target = op->should_profile() ? &profile_cast_success : &done;
2780 Label *failure_target = op->should_profile() ? &profile_cast_failure : stub->entry();
2781
2782 if (op->should_profile()) {
2783 Label not_null;
2784 __ br_notnull_short(value, Assembler::pn, not_null);
2785 Register mdo = k_RInfo;
2786 Register data_val = Rtmp1;
2787 metadata2reg(md->constant_encoding(), mdo);
2788 if (mdo_offset_bias > 0) {
2789 __ set(mdo_offset_bias, data_val);
2790 __ add(mdo, data_val, mdo);
2791 }
2792 Address flags_addr(mdo, md->byte_offset_of_slot(data, DataLayout::flags_offset()) - mdo_offset_bias);
2793 __ ldub(flags_addr, data_val);
2794 __ or3(data_val, BitData::null_seen_byte_constant(), data_val);
2795 __ stb(data_val, flags_addr);
2796 __ ba_short(done);
2797 __ bind(not_null);
2798 } else {
2799 __ br_null_short(value, Assembler::pn, done);
2800 }
2801 add_debug_info_for_null_check_here(op->info_for_exception());
2802 __ load_klass(array, k_RInfo);
2803 __ load_klass(value, klass_RInfo);
2804
2805 // get instance klass
2806 __ ld_ptr(Address(k_RInfo, ObjArrayKlass::element_klass_offset()), k_RInfo);
2807 // perform the fast part of the checking logic
2808 __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, O7, success_target, failure_target, NULL);
2809
2810 // call out-of-line instance of __ check_klass_subtype_slow_path(...):
2811 assert(klass_RInfo == G3 && k_RInfo == G1, "incorrect call setup");
2812 __ call(Runtime1::entry_for(Runtime1::slow_subtype_check_id), relocInfo::runtime_call_type);
2813 __ delayed()->nop();
2814 __ cmp(G3, 0);
2815 __ br(Assembler::equal, false, Assembler::pn, *failure_target);
2816 __ delayed()->nop();
2817 // fall through to the success case
2818
2819 if (op->should_profile()) {
2820 Register mdo = klass_RInfo, recv = k_RInfo, tmp1 = Rtmp1;
2821 assert_different_registers(value, mdo, recv, tmp1);
2822 __ bind(profile_cast_success);
2823 metadata2reg(md->constant_encoding(), mdo);
2824 if (mdo_offset_bias > 0) {
2825 __ set(mdo_offset_bias, tmp1);
2826 __ add(mdo, tmp1, mdo);
2827 }
2828 __ load_klass(value, recv);
2829 type_profile_helper(mdo, mdo_offset_bias, md, data, recv, tmp1, &done);
2830 __ ba_short(done);
2831 // Cast failure case
2832 __ bind(profile_cast_failure);
2833 metadata2reg(md->constant_encoding(), mdo);
2834 if (mdo_offset_bias > 0) {
2835 __ set(mdo_offset_bias, tmp1);
2836 __ add(mdo, tmp1, mdo);
2837 }
2838 Address data_addr(mdo, md->byte_offset_of_slot(data, CounterData::count_offset()) - mdo_offset_bias);
2839 __ ld_ptr(data_addr, tmp1);
2840 __ sub(tmp1, DataLayout::counter_increment, tmp1);
2841 __ st_ptr(tmp1, data_addr);
2842 __ ba(*stub->entry());
2843 __ delayed()->nop();
2844 }
2845 __ bind(done);
2846 } else if (code == lir_checkcast) {
2847 Register obj = op->object()->as_register();
2848 Register dst = op->result_opr()->as_register();
2849 Label success;
2850 emit_typecheck_helper(op, &success, op->stub()->entry(), &success);
2851 __ bind(success);
2852 __ mov(obj, dst);
2853 } else if (code == lir_instanceof) {
2854 Register obj = op->object()->as_register();
2855 Register dst = op->result_opr()->as_register();
2856 Label success, failure, done;
2857 emit_typecheck_helper(op, &success, &failure, &failure);
2858 __ bind(failure);
2859 __ set(0, dst);
2860 __ ba_short(done);
2861 __ bind(success);
2862 __ set(1, dst);
2863 __ bind(done);
2864 } else {
2865 ShouldNotReachHere();
2866 }
2867
2868 }
2869
2870
2871 void LIR_Assembler::emit_compare_and_swap(LIR_OpCompareAndSwap* op) {
2872 if (op->code() == lir_cas_long) {
2873 assert(VM_Version::supports_cx8(), "wrong machine");
2874 Register addr = op->addr()->as_pointer_register();
2875 Register cmp_value_lo = op->cmp_value()->as_register_lo();
2876 Register cmp_value_hi = op->cmp_value()->as_register_hi();
2877 Register new_value_lo = op->new_value()->as_register_lo();
2878 Register new_value_hi = op->new_value()->as_register_hi();
2879 Register t1 = op->tmp1()->as_register();
2880 Register t2 = op->tmp2()->as_register();
2881 #ifdef _LP64
2882 __ mov(cmp_value_lo, t1);
2883 __ mov(new_value_lo, t2);
2884 // perform the compare and swap operation
2885 __ casx(addr, t1, t2);
2886 // generate condition code - if the swap succeeded, t2 ("new value" reg) was
2887 // overwritten with the original value in "addr" and will be equal to t1.
2888 __ cmp(t1, t2);
2889 #else
2890 // move high and low halves of long values into single registers
2891 __ sllx(cmp_value_hi, 32, t1); // shift high half into temp reg
2892 __ srl(cmp_value_lo, 0, cmp_value_lo); // clear upper 32 bits of low half
2893 __ or3(t1, cmp_value_lo, t1); // t1 holds 64-bit compare value
2894 __ sllx(new_value_hi, 32, t2);
2895 __ srl(new_value_lo, 0, new_value_lo);
2896 __ or3(t2, new_value_lo, t2); // t2 holds 64-bit value to swap
2897 // perform the compare and swap operation
2898 __ casx(addr, t1, t2);
2899 // generate condition code - if the swap succeeded, t2 ("new value" reg) was
2900 // overwritten with the original value in "addr" and will be equal to t1.
2901 // Produce icc flag for 32bit.
2902 __ sub(t1, t2, t2);
2903 __ srlx(t2, 32, t1);
2904 __ orcc(t2, t1, G0);
2905 #endif
2906 } else if (op->code() == lir_cas_int || op->code() == lir_cas_obj) {
2907 Register addr = op->addr()->as_pointer_register();
2908 Register cmp_value = op->cmp_value()->as_register();
2909 Register new_value = op->new_value()->as_register();
2910 Register t1 = op->tmp1()->as_register();
2911 Register t2 = op->tmp2()->as_register();
2912 __ mov(cmp_value, t1);
2913 __ mov(new_value, t2);
2914 if (op->code() == lir_cas_obj) {
2915 if (UseCompressedOops) {
2916 __ encode_heap_oop(t1);
2917 __ encode_heap_oop(t2);
2918 __ cas(addr, t1, t2);
2919 } else {
2920 __ cas_ptr(addr, t1, t2);
2921 }
2922 } else {
2923 __ cas(addr, t1, t2);
2924 }
2925 __ cmp(t1, t2);
2926 } else {
2927 Unimplemented();
2928 }
2929 }
2930
2931 void LIR_Assembler::set_24bit_FPU() {
2932 Unimplemented();
2933 }
2934
2935
2936 void LIR_Assembler::reset_FPU() {
2937 Unimplemented();
2938 }
2939
2940
2941 void LIR_Assembler::breakpoint() {
2942 __ breakpoint_trap();
2943 }
2944
2945
2946 void LIR_Assembler::push(LIR_Opr opr) {
2947 Unimplemented();
2948 }
2949
2950
2951 void LIR_Assembler::pop(LIR_Opr opr) {
2952 Unimplemented();
2953 }
2954
2955
2956 void LIR_Assembler::monitor_address(int monitor_no, LIR_Opr dst_opr) {
2957 Address mon_addr = frame_map()->address_for_monitor_lock(monitor_no);
2958 Register dst = dst_opr->as_register();
2959 Register reg = mon_addr.base();
2960 int offset = mon_addr.disp();
2961 // compute pointer to BasicLock
2962 if (mon_addr.is_simm13()) {
2963 __ add(reg, offset, dst);
2964 } else {
2965 __ set(offset, dst);
2966 __ add(dst, reg, dst);
2967 }
2968 }
2969
2970 void LIR_Assembler::emit_updatecrc32(LIR_OpUpdateCRC32* op) {
2971 fatal("CRC32 intrinsic is not implemented on this platform");
2972 }
2973
2974 void LIR_Assembler::emit_lock(LIR_OpLock* op) {
2975 Register obj = op->obj_opr()->as_register();
2976 Register hdr = op->hdr_opr()->as_register();
2977 Register lock = op->lock_opr()->as_register();
2978
2979 // obj may not be an oop
2980 if (op->code() == lir_lock) {
2981 MonitorEnterStub* stub = (MonitorEnterStub*)op->stub();
2982 if (UseFastLocking) {
2983 assert(BasicLock::displaced_header_offset_in_bytes() == 0, "lock_reg must point to the displaced header");
2984 // add debug info for NullPointerException only if one is possible
2985 if (op->info() != NULL) {
2986 add_debug_info_for_null_check_here(op->info());
2987 }
2988 __ lock_object(hdr, obj, lock, op->scratch_opr()->as_register(), *op->stub()->entry());
2989 } else {
2990 // always do slow locking
2991 // note: the slow locking code could be inlined here, however if we use
2992 // slow locking, speed doesn't matter anyway and this solution is
2993 // simpler and requires less duplicated code - additionally, the
2994 // slow locking code is the same in either case which simplifies
2995 // debugging
2996 __ br(Assembler::always, false, Assembler::pt, *op->stub()->entry());
2997 __ delayed()->nop();
2998 }
2999 } else {
3000 assert (op->code() == lir_unlock, "Invalid code, expected lir_unlock");
3001 if (UseFastLocking) {
3002 assert(BasicLock::displaced_header_offset_in_bytes() == 0, "lock_reg must point to the displaced header");
3003 __ unlock_object(hdr, obj, lock, *op->stub()->entry());
3004 } else {
3005 // always do slow unlocking
3006 // note: the slow unlocking code could be inlined here, however if we use
3007 // slow unlocking, speed doesn't matter anyway and this solution is
3008 // simpler and requires less duplicated code - additionally, the
3009 // slow unlocking code is the same in either case which simplifies
3010 // debugging
3011 __ br(Assembler::always, false, Assembler::pt, *op->stub()->entry());
3012 __ delayed()->nop();
3013 }
3014 }
3015 __ bind(*op->stub()->continuation());
3016 }
3017
3018
3019 void LIR_Assembler::emit_profile_call(LIR_OpProfileCall* op) {
3020 ciMethod* method = op->profiled_method();
3021 int bci = op->profiled_bci();
3022 ciMethod* callee = op->profiled_callee();
3023
3024 // Update counter for all call types
3025 ciMethodData* md = method->method_data_or_null();
3026 assert(md != NULL, "Sanity");
3027 ciProfileData* data = md->bci_to_data(bci);
3028 assert(data->is_CounterData(), "need CounterData for calls");
3029 assert(op->mdo()->is_single_cpu(), "mdo must be allocated");
3030 Register mdo = op->mdo()->as_register();
3031 #ifdef _LP64
3032 assert(op->tmp1()->is_double_cpu(), "tmp1 must be allocated");
3033 Register tmp1 = op->tmp1()->as_register_lo();
3034 #else
3035 assert(op->tmp1()->is_single_cpu(), "tmp1 must be allocated");
3036 Register tmp1 = op->tmp1()->as_register();
3037 #endif
3038 metadata2reg(md->constant_encoding(), mdo);
3039 int mdo_offset_bias = 0;
3040 if (!Assembler::is_simm13(md->byte_offset_of_slot(data, CounterData::count_offset()) +
3041 data->size_in_bytes())) {
3042 // The offset is large so bias the mdo by the base of the slot so
3043 // that the ld can use simm13s to reference the slots of the data
3044 mdo_offset_bias = md->byte_offset_of_slot(data, CounterData::count_offset());
3045 __ set(mdo_offset_bias, O7);
3046 __ add(mdo, O7, mdo);
3047 }
3048
3049 Address counter_addr(mdo, md->byte_offset_of_slot(data, CounterData::count_offset()) - mdo_offset_bias);
3050 Bytecodes::Code bc = method->java_code_at_bci(bci);
3051 const bool callee_is_static = callee->is_loaded() && callee->is_static();
3052 // Perform additional virtual call profiling for invokevirtual and
3053 // invokeinterface bytecodes
3054 if ((bc == Bytecodes::_invokevirtual || bc == Bytecodes::_invokeinterface) &&
3055 !callee_is_static && // required for optimized MH invokes
3056 C1ProfileVirtualCalls) {
3057 assert(op->recv()->is_single_cpu(), "recv must be allocated");
3058 Register recv = op->recv()->as_register();
3059 assert_different_registers(mdo, tmp1, recv);
3060 assert(data->is_VirtualCallData(), "need VirtualCallData for virtual calls");
3061 ciKlass* known_klass = op->known_holder();
3062 if (C1OptimizeVirtualCallProfiling && known_klass != NULL) {
3063 // We know the type that will be seen at this call site; we can
3064 // statically update the MethodData* rather than needing to do
3065 // dynamic tests on the receiver type
3066
3067 // NOTE: we should probably put a lock around this search to
3068 // avoid collisions by concurrent compilations
3069 ciVirtualCallData* vc_data = (ciVirtualCallData*) data;
3070 uint i;
3071 for (i = 0; i < VirtualCallData::row_limit(); i++) {
3072 ciKlass* receiver = vc_data->receiver(i);
3073 if (known_klass->equals(receiver)) {
3074 Address data_addr(mdo, md->byte_offset_of_slot(data,
3075 VirtualCallData::receiver_count_offset(i)) -
3076 mdo_offset_bias);
3077 __ ld_ptr(data_addr, tmp1);
3078 __ add(tmp1, DataLayout::counter_increment, tmp1);
3079 __ st_ptr(tmp1, data_addr);
3080 return;
3081 }
3082 }
3083
3084 // Receiver type not found in profile data; select an empty slot
3085
3086 // Note that this is less efficient than it should be because it
3087 // always does a write to the receiver part of the
3088 // VirtualCallData rather than just the first time
3089 for (i = 0; i < VirtualCallData::row_limit(); i++) {
3090 ciKlass* receiver = vc_data->receiver(i);
3091 if (receiver == NULL) {
3092 Address recv_addr(mdo, md->byte_offset_of_slot(data, VirtualCallData::receiver_offset(i)) -
3093 mdo_offset_bias);
3094 metadata2reg(known_klass->constant_encoding(), tmp1);
3095 __ st_ptr(tmp1, recv_addr);
3096 Address data_addr(mdo, md->byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)) -
3097 mdo_offset_bias);
3098 __ ld_ptr(data_addr, tmp1);
3099 __ add(tmp1, DataLayout::counter_increment, tmp1);
3100 __ st_ptr(tmp1, data_addr);
3101 return;
3102 }
3103 }
3104 } else {
3105 __ load_klass(recv, recv);
3106 Label update_done;
3107 type_profile_helper(mdo, mdo_offset_bias, md, data, recv, tmp1, &update_done);
3108 // Receiver did not match any saved receiver and there is no empty row for it.
3109 // Increment total counter to indicate polymorphic case.
3110 __ ld_ptr(counter_addr, tmp1);
3111 __ add(tmp1, DataLayout::counter_increment, tmp1);
3112 __ st_ptr(tmp1, counter_addr);
3113
3114 __ bind(update_done);
3115 }
3116 } else {
3117 // Static call
3118 __ ld_ptr(counter_addr, tmp1);
3119 __ add(tmp1, DataLayout::counter_increment, tmp1);
3120 __ st_ptr(tmp1, counter_addr);
3121 }
3122 }
3123
3124 void LIR_Assembler::emit_profile_type(LIR_OpProfileType* op) {
3125 Register obj = op->obj()->as_register();
3126 Register tmp1 = op->tmp()->as_pointer_register();
3127 Register tmp2 = G1;
3128 Address mdo_addr = as_Address(op->mdp()->as_address_ptr());
3129 ciKlass* exact_klass = op->exact_klass();
3130 intptr_t current_klass = op->current_klass();
3131 bool not_null = op->not_null();
3132 bool no_conflict = op->no_conflict();
3133
3134 Label update, next, none;
3135
3136 bool do_null = !not_null;
3137 bool exact_klass_set = exact_klass != NULL && ciTypeEntries::valid_ciklass(current_klass) == exact_klass;
3138 bool do_update = !TypeEntries::is_type_unknown(current_klass) && !exact_klass_set;
3139
3140 assert(do_null || do_update, "why are we here?");
3141 assert(!TypeEntries::was_null_seen(current_klass) || do_update, "why are we here?");
3142
3143 __ verify_oop(obj);
3144
3145 if (tmp1 != obj) {
3146 __ mov(obj, tmp1);
3147 }
3148 if (do_null) {
3149 __ br_notnull_short(tmp1, Assembler::pt, update);
3150 if (!TypeEntries::was_null_seen(current_klass)) {
3151 __ ld_ptr(mdo_addr, tmp1);
3152 __ or3(tmp1, TypeEntries::null_seen, tmp1);
3153 __ st_ptr(tmp1, mdo_addr);
3154 }
3155 if (do_update) {
3156 __ ba(next);
3157 __ delayed()->nop();
3158 }
3159 #ifdef ASSERT
3160 } else {
3161 __ br_notnull_short(tmp1, Assembler::pt, update);
3162 __ stop("unexpect null obj");
3163 #endif
3164 }
3165
3166 __ bind(update);
3167
3168 if (do_update) {
3169 #ifdef ASSERT
3170 if (exact_klass != NULL) {
3171 Label ok;
3172 __ load_klass(tmp1, tmp1);
3173 metadata2reg(exact_klass->constant_encoding(), tmp2);
3174 __ cmp_and_br_short(tmp1, tmp2, Assembler::equal, Assembler::pt, ok);
3175 __ stop("exact klass and actual klass differ");
3176 __ bind(ok);
3177 }
3178 #endif
3179
3180 Label do_update;
3181 __ ld_ptr(mdo_addr, tmp2);
3182
3183 if (!no_conflict) {
3184 if (exact_klass == NULL || TypeEntries::is_type_none(current_klass)) {
3185 if (exact_klass != NULL) {
3186 metadata2reg(exact_klass->constant_encoding(), tmp1);
3187 } else {
3188 __ load_klass(tmp1, tmp1);
3189 }
3190
3191 __ xor3(tmp1, tmp2, tmp1);
3192 __ btst(TypeEntries::type_klass_mask, tmp1);
3193 // klass seen before, nothing to do. The unknown bit may have been
3194 // set already but no need to check.
3195 __ brx(Assembler::zero, false, Assembler::pt, next);
3196 __ delayed()->
3197
3198 btst(TypeEntries::type_unknown, tmp1);
3199 // already unknown. Nothing to do anymore.
3200 __ brx(Assembler::notZero, false, Assembler::pt, next);
3201
3202 if (TypeEntries::is_type_none(current_klass)) {
3203 __ delayed()->btst(TypeEntries::type_mask, tmp2);
3204 __ brx(Assembler::zero, true, Assembler::pt, do_update);
3205 // first time here. Set profile type.
3206 __ delayed()->or3(tmp2, tmp1, tmp2);
3207 } else {
3208 __ delayed()->nop();
3209 }
3210 } else {
3211 assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &&
3212 ciTypeEntries::valid_ciklass(current_klass) != exact_klass, "conflict only");
3213
3214 __ btst(TypeEntries::type_unknown, tmp2);
3215 // already unknown. Nothing to do anymore.
3216 __ brx(Assembler::notZero, false, Assembler::pt, next);
3217 __ delayed()->nop();
3218 }
3219
3220 // different than before. Cannot keep accurate profile.
3221 __ or3(tmp2, TypeEntries::type_unknown, tmp2);
3222 } else {
3223 // There's a single possible klass at this profile point
3224 assert(exact_klass != NULL, "should be");
3225 if (TypeEntries::is_type_none(current_klass)) {
3226 metadata2reg(exact_klass->constant_encoding(), tmp1);
3227 __ xor3(tmp1, tmp2, tmp1);
3228 __ btst(TypeEntries::type_klass_mask, tmp1);
3229 __ brx(Assembler::zero, false, Assembler::pt, next);
3230 #ifdef ASSERT
3231
3232 {
3233 Label ok;
3234 __ delayed()->btst(TypeEntries::type_mask, tmp2);
3235 __ brx(Assembler::zero, true, Assembler::pt, ok);
3236 __ delayed()->nop();
3237
3238 __ stop("unexpected profiling mismatch");
3239 __ bind(ok);
3240 }
3241 // first time here. Set profile type.
3242 __ or3(tmp2, tmp1, tmp2);
3243 #else
3244 // first time here. Set profile type.
3245 __ delayed()->or3(tmp2, tmp1, tmp2);
3246 #endif
3247
3248 } else {
3249 assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &&
3250 ciTypeEntries::valid_ciklass(current_klass) != exact_klass, "inconsistent");
3251
3252 // already unknown. Nothing to do anymore.
3253 __ btst(TypeEntries::type_unknown, tmp2);
3254 __ brx(Assembler::notZero, false, Assembler::pt, next);
3255 __ delayed()->or3(tmp2, TypeEntries::type_unknown, tmp2);
3256 }
3257 }
3258
3259 __ bind(do_update);
3260 __ st_ptr(tmp2, mdo_addr);
3261
3262 __ bind(next);
3263 }
3264 }
3265
3266 void LIR_Assembler::align_backward_branch_target() {
3267 __ align(OptoLoopAlignment);
3268 }
3269
3270
3271 void LIR_Assembler::emit_delay(LIR_OpDelay* op) {
3272 // make sure we are expecting a delay
3273 // this has the side effect of clearing the delay state
3274 // so we can use _masm instead of _masm->delayed() to do the
3275 // code generation.
3276 __ delayed();
3277
3278 // make sure we only emit one instruction
3279 int offset = code_offset();
3280 op->delay_op()->emit_code(this);
3281 #ifdef ASSERT
3282 if (code_offset() - offset != NativeInstruction::nop_instruction_size) {
3283 op->delay_op()->print();
3284 }
3285 assert(code_offset() - offset == NativeInstruction::nop_instruction_size,
3286 "only one instruction can go in a delay slot");
3287 #endif
3288
3289 // we may also be emitting the call info for the instruction
3290 // which we are the delay slot of.
3291 CodeEmitInfo* call_info = op->call_info();
3292 if (call_info) {
3293 add_call_info(code_offset(), call_info);
3294 }
3295
3296 if (VerifyStackAtCalls) {
3297 _masm->sub(FP, SP, O7);
3298 _masm->cmp(O7, initial_frame_size_in_bytes());
3299 _masm->trap(Assembler::notEqual, Assembler::ptr_cc, G0, ST_RESERVED_FOR_USER_0+2 );
3300 }
3301 }
3302
3303
3304 void LIR_Assembler::negate(LIR_Opr left, LIR_Opr dest) {
3305 assert(left->is_register(), "can only handle registers");
3306
3307 if (left->is_single_cpu()) {
3308 __ neg(left->as_register(), dest->as_register());
3309 } else if (left->is_single_fpu()) {
3310 __ fneg(FloatRegisterImpl::S, left->as_float_reg(), dest->as_float_reg());
3311 } else if (left->is_double_fpu()) {
3312 __ fneg(FloatRegisterImpl::D, left->as_double_reg(), dest->as_double_reg());
3313 } else {
3314 assert (left->is_double_cpu(), "Must be a long");
3315 Register Rlow = left->as_register_lo();
3316 Register Rhi = left->as_register_hi();
3317 #ifdef _LP64
3318 __ sub(G0, Rlow, dest->as_register_lo());
3319 #else
3320 __ subcc(G0, Rlow, dest->as_register_lo());
3321 __ subc (G0, Rhi, dest->as_register_hi());
3322 #endif
3323 }
3324 }
3325
3326
3327 void LIR_Assembler::fxch(int i) {
3328 Unimplemented();
3329 }
3330
3331 void LIR_Assembler::fld(int i) {
3332 Unimplemented();
3333 }
3334
3335 void LIR_Assembler::ffree(int i) {
3336 Unimplemented();
3337 }
3338
3339 void LIR_Assembler::rt_call(LIR_Opr result, address dest,
3340 const LIR_OprList* args, LIR_Opr tmp, CodeEmitInfo* info) {
3341
3342 // if tmp is invalid, then the function being called doesn't destroy the thread
3343 if (tmp->is_valid()) {
3344 __ save_thread(tmp->as_register());
3345 }
3346 __ call(dest, relocInfo::runtime_call_type);
3347 __ delayed()->nop();
3348 if (info != NULL) {
3349 add_call_info_here(info);
3350 }
3351 if (tmp->is_valid()) {
3352 __ restore_thread(tmp->as_register());
3353 }
3354
3355 #ifdef ASSERT
3356 __ verify_thread();
3357 #endif // ASSERT
3358 }
3359
3360
3361 void LIR_Assembler::volatile_move_op(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info) {
3362 #ifdef _LP64
3363 ShouldNotReachHere();
3364 #endif
3365
3366 NEEDS_CLEANUP;
3367 if (type == T_LONG) {
3368 LIR_Address* mem_addr = dest->is_address() ? dest->as_address_ptr() : src->as_address_ptr();
3369
3370 // (extended to allow indexed as well as constant displaced for JSR-166)
3371 Register idx = noreg; // contains either constant offset or index
3372
3373 int disp = mem_addr->disp();
3374 if (mem_addr->index() == LIR_OprFact::illegalOpr) {
3375 if (!Assembler::is_simm13(disp)) {
3376 idx = O7;
3377 __ set(disp, idx);
3378 }
3379 } else {
3380 assert(disp == 0, "not both indexed and disp");
3381 idx = mem_addr->index()->as_register();
3382 }
3383
3384 int null_check_offset = -1;
3385
3386 Register base = mem_addr->base()->as_register();
3387 if (src->is_register() && dest->is_address()) {
3388 // G4 is high half, G5 is low half
3389 // clear the top bits of G5, and scale up G4
3390 __ srl (src->as_register_lo(), 0, G5);
3391 __ sllx(src->as_register_hi(), 32, G4);
3392 // combine the two halves into the 64 bits of G4
3393 __ or3(G4, G5, G4);
3394 null_check_offset = __ offset();
3395 if (idx == noreg) {
3396 __ stx(G4, base, disp);
3397 } else {
3398 __ stx(G4, base, idx);
3399 }
3400 } else if (src->is_address() && dest->is_register()) {
3401 null_check_offset = __ offset();
3402 if (idx == noreg) {
3403 __ ldx(base, disp, G5);
3404 } else {
3405 __ ldx(base, idx, G5);
3406 }
3407 __ srax(G5, 32, dest->as_register_hi()); // fetch the high half into hi
3408 __ mov (G5, dest->as_register_lo()); // copy low half into lo
3409 } else {
3410 Unimplemented();
3411 }
3412 if (info != NULL) {
3413 add_debug_info_for_null_check(null_check_offset, info);
3414 }
3415
3416 } else {
3417 // use normal move for all other volatiles since they don't need
3418 // special handling to remain atomic.
3419 move_op(src, dest, type, lir_patch_none, info, false, false, false);
3420 }
3421 }
3422
3423 void LIR_Assembler::membar() {
3424 // only StoreLoad membars are ever explicitly needed on sparcs in TSO mode
3425 __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad) );
3426 }
3427
3428 void LIR_Assembler::membar_acquire() {
3429 // no-op on TSO
3430 }
3431
3432 void LIR_Assembler::membar_release() {
3433 // no-op on TSO
3434 }
3435
3436 void LIR_Assembler::membar_loadload() {
3437 // no-op
3438 //__ membar(Assembler::Membar_mask_bits(Assembler::loadload));
3439 }
3440
3441 void LIR_Assembler::membar_storestore() {
3442 // no-op
3443 //__ membar(Assembler::Membar_mask_bits(Assembler::storestore));
3444 }
3445
3446 void LIR_Assembler::membar_loadstore() {
3447 // no-op
3448 //__ membar(Assembler::Membar_mask_bits(Assembler::loadstore));
3449 }
3450
3451 void LIR_Assembler::membar_storeload() {
3452 __ membar(Assembler::Membar_mask_bits(Assembler::StoreLoad));
3453 }
3454
3455
3456 // Pack two sequential registers containing 32 bit values
3457 // into a single 64 bit register.
3458 // src and src->successor() are packed into dst
3459 // src and dst may be the same register.
3460 // Note: src is destroyed
3461 void LIR_Assembler::pack64(LIR_Opr src, LIR_Opr dst) {
3462 Register rs = src->as_register();
3463 Register rd = dst->as_register_lo();
3464 __ sllx(rs, 32, rs);
3465 __ srl(rs->successor(), 0, rs->successor());
3466 __ or3(rs, rs->successor(), rd);
3467 }
3468
3469 // Unpack a 64 bit value in a register into
3470 // two sequential registers.
3471 // src is unpacked into dst and dst->successor()
3472 void LIR_Assembler::unpack64(LIR_Opr src, LIR_Opr dst) {
3473 Register rs = src->as_register_lo();
3474 Register rd = dst->as_register_hi();
3475 assert_different_registers(rs, rd, rd->successor());
3476 __ srlx(rs, 32, rd);
3477 __ srl (rs, 0, rd->successor());
3478 }
3479
3480
3481 void LIR_Assembler::leal(LIR_Opr addr_opr, LIR_Opr dest) {
3482 LIR_Address* addr = addr_opr->as_address_ptr();
3483 assert(addr->index()->is_illegal() && addr->scale() == LIR_Address::times_1, "can't handle complex addresses yet");
3484
3485 if (Assembler::is_simm13(addr->disp())) {
3486 __ add(addr->base()->as_pointer_register(), addr->disp(), dest->as_pointer_register());
3487 } else {
3488 __ set(addr->disp(), G3_scratch);
3489 __ add(addr->base()->as_pointer_register(), G3_scratch, dest->as_pointer_register());
3490 }
3491 }
3492
3493
3494 void LIR_Assembler::get_thread(LIR_Opr result_reg) {
3495 assert(result_reg->is_register(), "check");
3496 __ mov(G2_thread, result_reg->as_register());
3497 }
3498
3499 #ifdef ASSERT
3500 // emit run-time assertion
3501 void LIR_Assembler::emit_assert(LIR_OpAssert* op) {
3502 assert(op->code() == lir_assert, "must be");
3503
3504 if (op->in_opr1()->is_valid()) {
3505 assert(op->in_opr2()->is_valid(), "both operands must be valid");
3506 comp_op(op->condition(), op->in_opr1(), op->in_opr2(), op);
3507 } else {
3508 assert(op->in_opr2()->is_illegal(), "both operands must be illegal");
3509 assert(op->condition() == lir_cond_always, "no other conditions allowed");
3510 }
3511
3512 Label ok;
3513 if (op->condition() != lir_cond_always) {
3514 Assembler::Condition acond;
3515 switch (op->condition()) {
3516 case lir_cond_equal: acond = Assembler::equal; break;
3517 case lir_cond_notEqual: acond = Assembler::notEqual; break;
3518 case lir_cond_less: acond = Assembler::less; break;
3519 case lir_cond_lessEqual: acond = Assembler::lessEqual; break;
3520 case lir_cond_greaterEqual: acond = Assembler::greaterEqual; break;
3521 case lir_cond_greater: acond = Assembler::greater; break;
3522 case lir_cond_aboveEqual: acond = Assembler::greaterEqualUnsigned; break;
3523 case lir_cond_belowEqual: acond = Assembler::lessEqualUnsigned; break;
3524 default: ShouldNotReachHere();
3525 };
3526 __ br(acond, false, Assembler::pt, ok);
3527 __ delayed()->nop();
3528 }
3529 if (op->halt()) {
3530 const char* str = __ code_string(op->msg());
3531 __ stop(str);
3532 } else {
3533 breakpoint();
3534 }
3535 __ bind(ok);
3536 }
3537 #endif
3538
3539 void LIR_Assembler::peephole(LIR_List* lir) {
3540 LIR_OpList* inst = lir->instructions_list();
3541 for (int i = 0; i < inst->length(); i++) {
3542 LIR_Op* op = inst->at(i);
3543 switch (op->code()) {
3544 case lir_cond_float_branch:
3545 case lir_branch: {
3546 LIR_OpBranch* branch = op->as_OpBranch();
3547 assert(branch->info() == NULL, "shouldn't be state on branches anymore");
3548 LIR_Op* delay_op = NULL;
3549 // we'd like to be able to pull following instructions into
3550 // this slot but we don't know enough to do it safely yet so
3551 // only optimize block to block control flow.
3552 if (LIRFillDelaySlots && branch->block()) {
3553 LIR_Op* prev = inst->at(i - 1);
3554 if (prev && LIR_Assembler::is_single_instruction(prev) && prev->info() == NULL) {
3555 // swap previous instruction into delay slot
3556 inst->at_put(i - 1, op);
3557 inst->at_put(i, new LIR_OpDelay(prev, op->info()));
3558 #ifndef PRODUCT
3559 if (LIRTracePeephole) {
3560 tty->print_cr("delayed");
3561 inst->at(i - 1)->print();
3562 inst->at(i)->print();
3563 tty->cr();
3564 }
3565 #endif
3566 continue;
3567 }
3568 }
3569
3570 if (!delay_op) {
3571 delay_op = new LIR_OpDelay(new LIR_Op0(lir_nop), NULL);
3572 }
3573 inst->insert_before(i + 1, delay_op);
3574 break;
3575 }
3576 case lir_static_call:
3577 case lir_virtual_call:
3578 case lir_icvirtual_call:
3579 case lir_optvirtual_call:
3580 case lir_dynamic_call: {
3581 LIR_Op* prev = inst->at(i - 1);
3582 if (LIRFillDelaySlots && prev && prev->code() == lir_move && prev->info() == NULL &&
3583 (op->code() != lir_virtual_call ||
3584 !prev->result_opr()->is_single_cpu() ||
3585 prev->result_opr()->as_register() != O0) &&
3586 LIR_Assembler::is_single_instruction(prev)) {
3587 // Only moves without info can be put into the delay slot.
3588 // Also don't allow the setup of the receiver in the delay
3589 // slot for vtable calls.
3590 inst->at_put(i - 1, op);
3591 inst->at_put(i, new LIR_OpDelay(prev, op->info()));
3592 #ifndef PRODUCT
3593 if (LIRTracePeephole) {
3594 tty->print_cr("delayed");
3595 inst->at(i - 1)->print();
3596 inst->at(i)->print();
3597 tty->cr();
3598 }
3599 #endif
3600 } else {
3601 LIR_Op* delay_op = new LIR_OpDelay(new LIR_Op0(lir_nop), op->as_OpJavaCall()->info());
3602 inst->insert_before(i + 1, delay_op);
3603 i++;
3604 }
3605
3606 #if defined(TIERED) && !defined(_LP64)
3607 // fixup the return value from G1 to O0/O1 for long returns.
3608 // It's done here instead of in LIRGenerator because there's
3609 // such a mismatch between the single reg and double reg
3610 // calling convention.
3611 LIR_OpJavaCall* callop = op->as_OpJavaCall();
3612 if (callop->result_opr() == FrameMap::out_long_opr) {
3613 LIR_OpJavaCall* call;
3614 LIR_OprList* arguments = new LIR_OprList(callop->arguments()->length());
3615 for (int a = 0; a < arguments->length(); a++) {
3616 arguments[a] = callop->arguments()[a];
3617 }
3618 if (op->code() == lir_virtual_call) {
3619 call = new LIR_OpJavaCall(op->code(), callop->method(), callop->receiver(), FrameMap::g1_long_single_opr,
3620 callop->vtable_offset(), arguments, callop->info());
3621 } else {
3622 call = new LIR_OpJavaCall(op->code(), callop->method(), callop->receiver(), FrameMap::g1_long_single_opr,
3623 callop->addr(), arguments, callop->info());
3624 }
3625 inst->at_put(i - 1, call);
3626 inst->insert_before(i + 1, new LIR_Op1(lir_unpack64, FrameMap::g1_long_single_opr, callop->result_opr(),
3627 T_LONG, lir_patch_none, NULL));
3628 }
3629 #endif
3630 break;
3631 }
3632 }
3633 }
3634 }
3635
3636 void LIR_Assembler::atomic_op(LIR_Code code, LIR_Opr src, LIR_Opr data, LIR_Opr dest, LIR_Opr tmp) {
3637 LIR_Address* addr = src->as_address_ptr();
3638
3639 assert(data == dest, "swap uses only 2 operands");
3640 assert (code == lir_xchg, "no xadd on sparc");
3641
3642 if (data->type() == T_INT) {
3643 __ swap(as_Address(addr), data->as_register());
3644 } else if (data->is_oop()) {
3645 Register obj = data->as_register();
3646 Register narrow = tmp->as_register();
3647 #ifdef _LP64
3648 assert(UseCompressedOops, "swap is 32bit only");
3649 __ encode_heap_oop(obj, narrow);
3650 __ swap(as_Address(addr), narrow);
3651 __ decode_heap_oop(narrow, obj);
3652 #else
3653 __ swap(as_Address(addr), obj);
3654 #endif
3655 } else {
3656 ShouldNotReachHere();
3657 }
3658 }
3659
3660 #undef __