< prev index next >

src/hotspot/os_cpu/bsd_x86/orderAccess_bsd_x86.hpp

Print this page

        

*** 62,117 **** inline void OrderAccess::cross_modify_fence() { int idx = 0; __asm__ volatile ("cpuid " : "+a" (idx) : : "ebx", "ecx", "edx", "memory"); } - template<> - struct OrderAccess::PlatformOrderedStore<1, RELEASE_X_FENCE> - { - template <typename T> - void operator()(T v, volatile T* p) const { - __asm__ volatile ( "xchgb (%2),%0" - : "=q" (v) - : "0" (v), "r" (p) - : "memory"); - } - }; - - template<> - struct OrderAccess::PlatformOrderedStore<2, RELEASE_X_FENCE> - { - template <typename T> - void operator()(T v, volatile T* p) const { - __asm__ volatile ( "xchgw (%2),%0" - : "=r" (v) - : "0" (v), "r" (p) - : "memory"); - } - }; - - template<> - struct OrderAccess::PlatformOrderedStore<4, RELEASE_X_FENCE> - { - template <typename T> - void operator()(T v, volatile T* p) const { - __asm__ volatile ( "xchgl (%2),%0" - : "=r" (v) - : "0" (v), "r" (p) - : "memory"); - } - }; - - #ifdef AMD64 - template<> - struct OrderAccess::PlatformOrderedStore<8, RELEASE_X_FENCE> - { - template <typename T> - void operator()(T v, volatile T* p) const { - __asm__ volatile ( "xchgq (%2), %0" - : "=r" (v) - : "0" (v), "r" (p) - : "memory"); - } - }; - #endif // AMD64 - #endif // OS_CPU_BSD_X86_ORDERACCESS_BSD_X86_HPP --- 62,67 ----
< prev index next >